

NAVAL POSTGRADUATE SCHOOL MONTEREY, CALIFORNIA 93943

NAV/ MON

- CHOOL 1A 93943













NAVAL POSTGRADUATE SCHOOL

Monterey, California



THESIS

A REAL-TIME EXECUTIVE FOR MULTIPLE-COMPUTER CLUSTERS

bу

David J. Brewer December 1984

Thesis Advisor:

Uno R. Kodres

Approved for public release; distribution is unlimited

T221988



SECURITY CLASSIFICATION OF THIS PAGE (When Deta Entered)												
REPORT DOCUMENTATION F	PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM										
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER										
4. TITLE (and Substite) A Real-Time Executive for Multiple-Computer Clusters		5. TYPE OF REPORT & PERIOD COVERED Master's Thesis December 1984										
<u>.</u>		6. PERFORMING ORG. REPORT NUMBER										
7. AUTHOR(s)		8. CONTRACT OR GRANT NUMBER(8)										
David J. Brewer												
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS										
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE December 1984										
Naval Postgraduate School Monterey, California 93943		13. NUMBER OF PAGES 226										
Naval Postgraduate School Monterey, California 93943	Unclassified											
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE										
16. DISTRIBUTION STATEMENT (of this Report)												

Approved for public release; distribution is unlimited

- 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)
- 18. SUPPLEMENTARY NOTES
- 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Distributed Processing, MULTIBUS, CP/M-86, Ethernet, Local Area Network

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

This thesis extends the multi-computer real-time executive, MCORTEX, for a cluster of single board computers (INTEL iSBC 86/12 86/12) on the MULTIBUS, to a multiple cluster system tied together by a Local Area Network (Ethernet). The E-MCORTEX system uses eventcounts and sequencers to synchronize processes resident in the network. Data communications between processes are presently limited to a single cluster with shared memory. (CONTINUED)

ABSTRACT (Continued)
However, future versions of E-MCORTEX will permit network-wide process synchronization and data communication.
process symmetrical and adda communication.
•
•

Approved for public release; distribution is unlimited

A Real-Time Executive for Multiple-Computer Clusters

by

David J. Brewer Lieutenant, United States Navy B.S., University of Idaho, 1978

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL December, 1984

DUDLEY KNOX LIBRARY
NAVAL POSTGRADUATE SCHOOL
MONTEREY, CALIFORNIA 93943

ABSTRACT

This thesis extends the multi-computer real-time executive, MCOPTEX, for a cluster of single board computers (INTEL iSBC 36/12) on the MULTIBUS, to a multiple cluster system tied together by a Local Area Network (Ethernet). The E-MCORTEX system uses eventcounts and sequencers to synchronize processes resident in the network. Data communications between processes are presently limited to a single cluster with shared memory. However, future versions of E-MCORTEX will permit network-wide process synchronization and data communication.

DISCLAIMER

Some terms used in this thesis are registered trademarks of commercial products. Rather than attempt to cite each occurrence of a trademark, all trademarks appearing in this thesis will be listed below, following the firm holding the trademark:

1. INTEL Corporation, Santa Clara, California

INTEL

MULTIBUS

iSBC 86/124

INTELLEC MDS

ISIS-II

PL/M-86

8086

2. Digital Research, Pacific Grove, California

CP/M-86

LINK86

PL/I-86

ASM86

DDT86

- 3. XEFOX Corporation, Stamford, Connecticut
 Ethernet Local Area Network
- 4. InterLAN Corporation, Westford, Massachusetts
 NI3010 Ethernet Communication Controller Board

TABLE OF CONTENTS

I.	INTE	RODU	CTI	0.1	•	,	•	•	•	•	•	•	•	•	•	•	•	11
	Α.	DIS	cus	SION			•	•	•	•	•	•	•	•		•		11
	В.	BAC	KGR	OUND	•	•	•	•	•	•	•	•	•	•	•	•	•	14
	С.	STR	UCT	URE	ΟF	TE	HE	TH	ESIS	5	•	•	•	•				16
II.	THE	E A	ENT	COUN	T **	M (DDE	L	٠	•	•	•				•	•	18
	Α.	A M	lode	l of	S	ynd	chr	on:	izat	ion	i	•	•	•	•	•	•	18
	P.	Mod	el	Vari	a b l	les	5	•	•	•	•	•	•	•				19
	С.	A D	ist:	ri bu	te	1 5	Syn	ch:	roni	zat	ion	Мо	del		•	•	•	25
III.	SYST	EM	ARC	HITE	CTI	ur I	€	•	•		•		•				•	28
	A. F	HAPD	WARI	E RE	QU	IRE	EME	NT:	5		•		•	•	•		•	28
		1.	Sys	tem	Coi	nfi	igu	ra	tion	l	•		•	•			•	28
		2.	The	iSB	C 8	36/	/12	A :	Sing	le	Boa	rd	Com	put	er			32
		3.	The	808	6 1	Mi c	cro	pr	oces	sor		•	•	•	•	•	•	33
		4.	Eth	erne	t	,	•	•		•	•	•	•	•			•	35
		5.	The Boa:	NI3 rd	Ø19 •	ð I	Eth	er:	net •	С от •	mun •	ica •	tio.	n C	on t	rol	ler	38
	B. S	OFT	WAR	E SE	RV:	ICE	ĒS	•	•	•	•		•	•	•		•	42
IV.	DETA	ILE	D S	YSTE	M]	DES	SIG	N	•		•		•	•			•	51
	Α.	DES	IGN	ISS	UFS	S.		•	•	•	•	•	•	•		•		51
		1.	Real	1-T i	me	Pr	oc	es:	sing		•	•	•	•	•	•		51
		2.	Sha	red	Re:	501	ırc	e s	•	•	•		•	•		•		51
		3.	Pro	cess	I	nte	egr	i t;	7	•	•	•			•	•	•	54
		4.	Pro	cess	S	ync	chr	on:	izat	ion		•		•		•		55
		5.	Inte	erpr	0 C (es s	s C	omn	nuni	cat	ion							58

	B.	H	HTE	ERN!	ET .	A C C	ESS	,	•	•	•	•	•	•	•	•	•	•	59
		1	. •	Clus	ste	r I	npu	it/(0 v t	рu	t	٠	•	•	•	•	٠	•	59
	С.	P	PAC	KET	RO	UTI	NG	AL	GOF	ΙT	HM	•	•	•	•	•	•		63
V .	PRO) C E	ESS	DE	IEL(0 P M	ENT	' Al	N D	ТН	E M	COR	TEX	LO	ADE	R	•	•	69
	Α.	PR	oc	ESS	DE	VEL	OPM	EN	r		•	•	•	•	•	•	•	•	69
		1.	P	L/I-	-86	Us	er	Pro	oce	SS	es	•					•		69
		2.	G	ate	Mod	dul	e		•		•	•	•		•		•	•	76
	В.	M:C	OR	TEX	LO	ADE	l R		•				•			•			77
		1	. •	The	Loa	ade	r		•				•	•	•		•		77
		2	2.	Ope:	rati	ion	of	tl	he	MC	OET	ΕX	Loa	der					79
VI.	CC	ON C	LU	SION	18	•			•	•	•	•	•	•	•	•	•	•	81
APPEND	ΙX	Ą	IS	IS-	II '	TO	CP/	′M-8	36	ΚO	ΗE	TRA	NS F	ER	PRO	CEDU	JR E		84
APPEND	XI	В	DE	BUG	GIN	G T	ECH	NIC	ខ្មា	S		•	•	•	•		•	•	89
APPEND	ΙX	С	MC	ORTI	EX :	LOA	DER	S (οUR	CE	CO	DΕ	•		•		•		91
APPEND	XI	D	GA	re n	10 D I	ULE	SO	URO	CE	CO:	DΕ	•			•		•		102
APPEND	ΙX	E	DE	MONS	STR	ATI	ON	PPO	OG E	A M	S 0	URC	E C	ODE					111
APPEND	ΙX	F	LI	N K 86	5 II	NPU	T O	PTI	NOI	F	ILE	S		•	•		•	•	120
APPEND	XI	G	LE	VEL	ΙI	MC	ORT	ΕX	S 0	UR	CE	COD	E		•		•		124
APPEND	ΙX	H	LF	VEL	II	MC0	RTE	X S	SOU	R C	E C	ODE			•		•	•	152
APPEND	ΙX	I	SC	HEDU	JLE	R &	IN	TE	RRU	РΤ	ΗА	NDL	ER	SOU	RCE	COI	Œ	•	179
APPEND	IX	J	GL	OBAI	L D	AT A	ВА	SE	AN	D	INI	TIA	L P	ROC	ESS	COI	E	•	183
APPEND	ΙX	K		3 01 0 DE	9 D										PRO		SING	•	187
APPEND	ΤX	Τ.	NT	3010	מ צ	TAG	NOS	ጥፐር	. c	OD.	F								200

LIST	OF	REFERENCES	•	•	•	•	•	•	•	•	٠	•	•	٠	222
INITI	AT.	DISTRIBUTION	LIS	T											224

LIST OF FIGURES

1.	Producer-Consumer Process Synchronization .	•	•	22
2.	Multiple-Producers/Single-Consumer Relationship	•		26
3.	Cluster Hardware Configuration	•	•	29
4.	Real-Time Cluster STAR Architecture	•	•	31
5.	Ethernet Packet Format	•	•	46
6.	Cluster Memory Map	•	•	48
7.	Intercluster Input/Output Processing	•	•	68
8.	Ethernet Request Packet Format	•	•	61
9.	Eventcount Type Ethernet Packet	•	•	64
10.	Ethernet Packet Routing	•	•	66
11.	Demonstration Model			112

LIST OF TABLES

1.	GLOBA	L MEMO	RY	•	•	•	•	•	•	•	•	•	•	•	•	•	53
2.	MAP F	ILE															74

I. INTRODUCTION

A. DISCUSSION

1. General

The purpose of this thesis is to extend the existing version of MCORTEX to a distributed multi-computer real-time executive which transcends the boundaries of a length-limited parallel system's bus, the MULTIBUS. This extension is provided by a local area network (LAN) medium, the Ethernet, and the additional operating system primitives.

As the anti-air warfare (AAW) system of the 1980's for the U.S. Navy, the AEGIS Weapon System captured the attention of a project group at the Naval Postgraduate School (NPS). The project group was formed to look at the AN/SPY-1A phased array radar processing unit. This unit was selected due to the time critical nature of the processing requirements, i.e., the fast reaction to inbound hostile air contacts (missile and aircraft). The AEGIS Modeling Group has been working on the VLSI architecture and the MCORTEX real-time executive for several years.

The fundamental objective is to utilize commercially available LSI and VLSI components that can be implemented in a modular form within the AEGIS Weapons System. Subsequent low cost is a desirable effect, but the

proposed replacement of the current four-bay AN/UYK-7 computers, of the AN/SPY-1A phased array suite, is not soley cost-based. Reliability and functional redundancy in the event of failure are extremely important criteria. Mean time to repair (MTTR) is a crucial issue for deployed units (ship or aircraft), due primarily to the unavoidable disrupted Sea Lanes of Communication (SLOC). An onboard technician could discard a failed component and replace a low cost LSI device, such as a microprocessor, from an onboard supply bin.

The project team has produced (up to and including this thesis) a highly modular hardware base, integrated with an equally modular and highly extensible software base. The use of Ethernet as the highest level bus has introduced another commercial-grade product into an existing system of commercial-grade products. As an established standard in the marketplace, the low cost, availability, and support of Ethernet is virtually guaranteed for years to come.

2. Specific

We define a cluster as a group of single board computers (SEC), controlled by multiple kernels of MCORTEX, sharing a common backplane. The integration of the kernels with a general purpose commercially available operating system (CP/M-86) collectively provides multiprogramming capability, multiprocessing capability, and standard disk operating system (DOS) functions. Increased cost-

multiple kernels to schedule processes that synchronize and communicate via an intercluster bus (Ethernet). The benefits of interconnecting processing nodes to facilitate information exchange and resource sharing has long been recognized. Those recognized benefits are being applied in the development of extended MCORTEX. The collection of available clusters and the high speed interconnect is collectively known as RTC* (Real-time Cluster Star). As will be seen, the Kleene closure connotes the true power and extensibility of MCORTEX.

The locality of processing modules in a real-time environment is tantamount to speed and efficiency. By effectively co-locating real-time sensors and related processing modules, real-time data admission and processing is assured. The use of the Ethernet medium allows the extension of needed process synchronization and interprocess communications to processing nodes which cannot be located physically close enough for shared memory.

As a fully distributed real-time executive, MCORTEX consists of single board resident kernels which support multiprocessing. Process synchronization between virtual processes in the same cluster or in different clusters is provided, entirely transparent to user processes, through integrated cluster hardware and kernel primitives.

The distinction must be made between user processes and system processes. MCORTEX is the executive which provides primitives to allow processes to synchronize and communicate asynchronously. The only system process invoked by MCORTEX is the device-dependent Ethernet Communication Controller Board (ECC3) handler and packet interpreter. This system process is resident within one SBC at each cluster. As a consumer of Ethernet Request Packets (ERP), produced by each kernel, this virtual processor does not compete against other processes for a time quantum. It is through the ERP's that user processes make known their need to transmit information over Ethernet. It is transparent to the user processes, however, that an ERP is generated; MCORTEX takes care of this detail. The ECCB handler and packet interpreter is scheduled under MCORTEX and never surrenders the CPU. When it does not have any Ethernet Request Packets to consume, it idles in a "Busy Wait" loop. It is anticipated that its wait will be minimal. User processes are those which are independent of cluster hardware, generally cyclic in nature, and provide a function in support of the Aegis Weapon System Simulation and Modeling effort.

B. BACKGROUND

The initial design of MCORTEX was completed in 1980. The implementation for the iSEC 86/12 single board processors was completed in three Naval Postgraduate School theses in 1981 and 1982. Wasson [Ref. 1] defined the detailed design

of an operating system tailored to real-time image processing. His design used the MULTICS concept of segmentation and per process stacks and Reed and Kanodia's [Ref. 2] eventcount synchronization methods. Rapantzikos [Ref. 3] began the initial implementation of Wasson's efforts. At this point, MCORTEX used the concept of a "two level traffic controller" to effect processor multiplexing among eligible processes.

Cox [Ref. 4] simplified the design of MCORTEX. He reduced the traffic controller to one level of abstraction, favoring reduced MCORTEX execution overhead over the security of the two level traffic controller. Cox's other contribution was the addition of a "gatekeeper" module to the entry to the operating system, so the user's access to system calls was simplified. Klinefelter [Ref. 5] generalized Cox's work and developed a technique to dynamically interact with the operating system during its execution.

During the early stages of development of MCORTEX concurrent research efforts, within the AEGIS Modeling Group, were producing a multi-user CP/M-86 based disk sharing environment. It was envisioned this system would be used to develop software in support of the SPY-1A processing emulation.

Rowe [Ref. 6] brought the powerful, highly portable functions of the multi-user CP/M-86 operating system under

the control of MCORTEX. He also developed access mechanisms to the MCORTEX supervisor compatible with Digital Research's PL/I-86 language system. User programs could then be developed in a high level, portable language. The kernels of MCORTEX, system processes, and user processes could then be loaded into single board processors from the CP/M-86 environment. Just as importantly, access to the disk sharing capabilities of the multi-user CP/M-86 system, via MCORTEX processes, was made possible. Rowe's efforts were a culmination of the planned synergism of the individual research projects.

C. STRUCTURE OF THE THESIS

The goals of this thesis are to:

- 1. Extend the existing MCORTEX real-time executive for a single cluster of single board computers with shared memory to a real-time executive for a multiple cluster system without shared memory.
- 2. Extend the existing MCORTEX without introducing substantial changes either to the MCORTEX executive or its primitives.
- 3. Use the Ethernet interface between clusters to communicate systems data.

Chapter I discusses the overall intent of the AEGIS Weapons System Simulation Project and the emphasis area this thesis covers in accomplishing project goals.

Chapter II presents design concepts and criteria for the original MCORTEX model and the distribution model upon which the extension to MCORTEX is based.

Chapter III is a presentation of the system architecture, with primary emphasis on hardware components.

Chapter IV details the system design of MCORTEX, including the method by which user processes gain access to Ethernet services.

Chapter V is a thorough presentation of the development of user processes and the modifications to the MCOFTEX loader.

Chapter VI is a summary of the current state of the system, with particular emphasis on future enhancements and scheduled modifications.

II. THE EVENTCOUNT MODEL

A. A MODEL OF SYNCHRONIZATION

A computer system that manages resources used by concurrently operating, independent users requires a mechanism that allows processes to synchronize the use of shared resources.

The most common existing models of synchronization are based upon the principle of mutual exclusion and shared data to achieve synchronization. Semaphores [Ref. 7] and monitors [Ref. 8] are based on the concept of mutual exclusion. In this context mutual exclusion is a mechanism that forces the time ordering of execution of pieces of code, called critical sections.

The characteristics of the semaphore and monitor synchronization models have undesirable effects. These effects include complex proofs for program correctness and limitations on applicability to distributed systems.

The model upon which MCORTEX is based is an event oriented model of synchronization in which processes coordinate their activities by signalling and observing events via synchronization variables, known as "eventcounts" and "sequencers." These synchronization variables are interfaces for all interaction among processes. It is

normally unneccessary for a process to know the names or residences of other processes.

This model makes no assumptions about the environmental properties of systems and consequently is directly applicable to distributed systems. A distributed system is defined as a system which, due to the lack of a common memory, requires communication among processes to be via communication channels involving unpredictable time delays.

B. MODEL VARIABLES

1. Eventcounts and Sequencers

Unlike the semaphore model, the MCORTEX model solves the synchronization problem in terms of timing constraints on occurrences of events, instead of mutual exclusion. Events are divided into event classes and events of a given class are represented by an associated synchronization variable of the type eventcount. Primitive operations exist that permit processes to signal and observe occurrences of events.

The eventcount alone is inadequate in certain types of timing constraints problems. This type of synchronization problem has the characteristic that the order of different activities is not specified in advance. Instead the synchronization system dynamically defines a total order among them. To deal with this type of constraint a

synchronization variable, known as a "sequencer," is needed.

An eventcount is primarily a count of the number of events of a particular class that have occurred in the past. It can be considered a non-negative integer variable whose value never decreases. This is reasonable, since events cannot 'unhappen.'

2. Model Primitives

primitive is used. Two primitives, await and read, are used to obtain values of eventcounts. A primitive operation advance(E) signals the occurrence of an event in the class associated with the eventcount E. This operation increases the integer value of E by 1. The value of the eventcount equals the number of advance operations performed on it. The initial value of an eventcount is zero.

A process can observe the value of an eventcount in one of two ways. The value may be read directly using the primitive read(E), or the process can block itself until the eventcount reaches a specific value v using the await(E,v) primitive. The value returned by read(E) counts all of the advance operations that precede the execution, and may or may not count those in progress during the read. The result of read(E) is, therefore, a lower bound on the current value of E after the read, and an upper bound on the value of E before the read.

Frequently a process may not wish to continue executing unless an event, in a class in which it has interest, has occurred. A busy wait could be implemented easily by looping around an execution of a read(E) primitive until a specified value of the eventcount. E. is reached. The implication of wasted CPU cycle time is evident and in many instances could be avoided. A process can voluntarily block itself with an await (E, v) primitive call. The calling process will remain suspended (i.e., not ready for execution) until the value of E is at least v. Processes written in PL/I - like pseudo-code, as illustrated in Figure 1, demonstrates the use of the advance and await primitives. The producer and consumer process must synchronize their use of a shared N-cell circular buffer. The circular buffer is implemented as an array in shared memory with indices from ∅ to N-1. Two eventcounts MESSAGE IN and MESSAGE OUT are used to synchronize the producer and consumer. The producer generates a series of messages by calls on a function "receive message" and stores the i-th iteration message buffer $((i-1) \mod N)$. The consumer reads these values out of the buffer in order and consumes them by calling a "xmit message" subroutine and advancing eventcount MESSAGE OUT.

The two eventcounts, MESSAGE_IN and MESSAGE_OUT, coordinate the use of the buffer so that:

⁽¹⁾ the consumer does not read the i-th message from the buffer until it has been stored by the producer, and

```
producer: procedure;
     i = \emptyset;
     do while (FOREVER);
       j = read(MESSAGE IN);
       k = read(MESSAGE OUT);
       if ((j - k) >= N) then
         call await (MESSAGF OUT, k + 1);
          /* if difference in eventcount values
             exceeds buffer length then block */
       message buffer(i MOD N) = receive_message;
       call advance(MESSAGE IN);
       i = i + 1;
     end; /* do while */
end; /* procedure */
consumer: procedure;
     i = 1;
     do while (FOREVER);
       call await (MESSAGE IN, i);
         /* if MESSAGE IN < i then block */
       call xmit_message(message_buffer((i-1) MOD N));
       call advance(MESSAGE OUT);
       i = i + 1;
     end; /* do while */
end; /* procedure */
```

Figure 1 Producer-Consumer Process Synchronization

(2) the producer does not store the (i + N)th value into the buffer until the i-th value has been read by the consumer.

It is important to note that in the above producerconsumer example, each eventcount has only one writer. In the usual semaphore solution both processes would modify the same synchronization variable. For example, let P(S)represent the synchronizing primitive where processes for S (some resource) to become greater than zero and then subtract 1 from S before proceeding. Further, V(S)represent the synchronizing primitive where the processes to S before proceeding. With this type of synchronization the consumption and production of a result or resource requires that all processes read or write S. A reduction in write competition often occurs in eventcount solutions, resulting in simplified correctness proofs and simplifying the synchronization of physically distributed processes.

The power of eventcounts rest in their ability to achieve synchronization through a relative ordering of events, rather than by mutual exclusion. In the previous example, concurrency of execution is guaranteed if the producer starts out several steps ahead of the consumer and the speeds of production and consumption are equal. In that case there does not exist a time when the consumer or producer must wait for the other to complete an operation.

In synchronization problems that require exclusive use of a resource, the eventcount alone is inadequate. Two or more processes desiring to use a shared resource or write to a shared buffer location are natural examples. Another kind of an object, known as a "sequencer" can be used to provide the needed total ordering. A sequencer is considered a natural number generator, i.e, it returns the sequence $\emptyset,1,2,\ldots$, etc. Only one operation exists on a sequencer - ticket. When applied to a sequencer S. ticket(S) returns a non-negative integer value as its result. The ticket primitive is based on the idea of the first-come first-served principle used in everyday life. A ticket machine in a catalog sales store or shoe store is an example. The ticket machine issues successive integer values on the ticket, and the next customer to be served is based on the number on the ticket. The store clerk can determine the next person to be served by merely adding one to the previously served number. The customers are served in firstcome first-served order. If a customer with the next ticket number has walked out of the store when his number is called, he loses his turn and must get another ticket. This service policy is usually implemented in both stores and in computer operations by a watchdog timer.

The use of sequencers implies mutual exclusion not present in eventcounts. In the case of multiple producers, in a producer-consumer relationship, all message deposits

must be mutually exclusive, but it is highly undesirable to place an a priori sequence constraint on several producers. Each producer obtains a ticket number from sequencer S for depositing its message in the buffer. Once a process obtains a ticket, it merely waits for the completion of all producers that obtained prior tickets. Each producer executes the code illustrated in Figure 2 and each consumer executes the same code shown in Figure 1.

The producers block in the following circumstances:

- (1) Another producer has a lower ticket value and as yet has not deposited his message.
- (2) The single consumer is unable to keep up with the messages deposited in the buffer.

C. A DISTRIBUTED SYNCHRONIZATION MODEL

1. Asynchronous Eventcounts

In distributed clusters without shared memory, a change to an eventcount (via advance) takes time to propagate down communication lines to other systems. Two major options exist: (1) implement all eventcounts so that a given eventcount exists only in the cluster where it is most frequently accessed. All other clusters which need the value must make remote accesses to the value. (2) distribute the eventcount values, so that each cluster maintains a local copy. The latter option is that selected in this extension of MCORTEX.

```
producer: procedure;
     do while (FOREVER);
       t = ticket(S);
        /* producers synchronize */
       call await (MESSAGE IN. t);
         /* at this point in execution it's this
            processes' turn, but now must
            synchronize with the consumer */
       j = read(MESSAGE IN);
       k = read(MESSAGE OUT);
       if ((j - k) >= N) then
         call await(MESSAGE OUT, k + 1);
           /* if buffer is full then block */
       message buffer(t MOD N)=receive message();
       call advance (MESSAGE IN);
     end; /* do while */
end; /* procedure */
```

Figure 2 Multiple-Producers/Single-Consumer Relationship

which is not accessed outside the cluster. We define a remote eventcount as one which is accessed in at least two clusters. A producer at a cluster simply advances an eventcount. If the eventcount is a remote eventcount, the operating system generates the necessary commands which advance a local copy as well as the remote copies of this eventcount. The distributivity of the eventcount is entirely transparent to the producer and consumer. Only the operating system knows in which cluster the producers and consumers reside during their lifetime.

By transmitting the eventcount value, the robustness of the system is assured. Even if the transmission message is lost or not properly received, the very next advance and a subsequent successful transmission will bring the remote copy up to its correct value. The non-decreasing nature of the eventcount value accounts for this robustness.

The design modifications to MCORTEX to allow the eventcount values to be distributed are fully presented and discussed in Chapter 4.

III. SYSTEM ARCHITECTURE

A. HARDWARE REQUIREMENTS

1. System Configuration

A cluster of Real-Time Cluster Star (RTC*), as shown in Figure 3, is based on the INTEL iSBC 86/12A single board computer (SBC) with MULTIBUS serving as the intracluster bus. Figure 4 illustrates two clusters connected by the Ethernet LAN medium, which serves as the intercluster bus.

Although only four SBC's are shown at each cluster, the limitation is entirely dependent on the number of bus masters. A bus master can drive the command and address lines: it can control the bus. Since multiple bus masters exist in this configuration, some means must be available in hardware to arbitrate their simultaneous requests to use the MULTIBUS. A customized random priority bus resolver, designed specifically for this system, serves a maximum of eight bus masters. A bus slave, such as a RAM board, cannot control the bus and does not require arbitration circuitry.

Two shared memory boards also share the MULTIBUS.

A 32K RAM extension board is used as shared memory for process synchronization and control under MCORTEX and for CP/M-86 multi-user system control. A 64K RAM extension board provides additional shared memory required for user




FIGURE 3 Cluster Hardware Configuration

process data communications. Two hard disk systems are available for application process use within a cluster. The REMEX hard disk system has a disk controller card which is placed in an odd slot (required for a bus master) in the MULTIBUS backplane.

The InterLAN NI3010 Ethernet Communications Controller is a MULTIBUS-based single board processor which along with a transceiver provides the cluster with a complete connection to an Ethernet medium. This is the hardware extension to the cluster which allows MCORTEX to be distributed over the Ethernet.

Although only two clusters are shown in Figure 4, the Ethernet specification [Ref. 9] allows for a maximum of 1024 nodes. However, the limiting factor in MCORTEX is the number of clusters that can be addressed with the current packet routing algorithm. As will be discussed in Chapter 4, the upper bound is 16 clusters which is more than adequate considering the current availability of only two NI3010 boards and three NI3210 boards (enhanced version of the NI3010) in the AEGIS Simulation Laboratory at the U.S. Naval Postgraduate School, Monterey, California.

An experimental system that contains both analogous and dissimilar components to that of RTC* is CM* [Ref. 10]. The most important comparison is between CM*'s Kmap and PTC*'s NI3010 and Driver. The Kmap must effectively route a




FIGURE 4 Real-Time Cluster STAR Architecture

shared address between clusters, whereas the NI3010 Driver routes an entire datagram of information. The intercluster response time of Kmap is on the order of 36 microseconds, while the Ethernet is on the order of milliseconds. Therefore, the use of Fthernet is appropriate where relatively long messages with not very demanding response times are used. The Kmap has a relatively low transfer rate with fast response times. Additionally, the cost of the NI3010 and the Driver development, the flexibility, and its extensibility is far superior to the Kmap. The NI3210 is expected to further increase the speed and efficiency of intercluster communications.

2. The iSBC 86/12A Single Board Computer

The iSBC 86/12A board includes a 16-bit CPU, 64K bytes of dynamic RAM, a serial communications interface, three 8-bit programmable parallel I/O ports, programmable timers, priority interrupt control, MULTIBUS interface control logic, and bus expansion drivers for interface with other MULTIBUS interface-compatible expansion boards. The iSBC 86/12A board has an internal bus for all onboard memory and I/O operations and accesses MULTIBUS for all external memory and I/O operations. Therefore, local (onboard) operations do not disturb the MULTIBUS interface available for parallel processing when several bus masters (e.g., DMA devices and other SBC's) are operating concurrently.

The iSBC86/12A provides a three level hierarchical bus structure. At the first level, the 80% processor communicates through the on board bus with up to 32K of ROM, with serial and parallel I/O ports and with the dual-port bus. Control and access to local RAM is provided by the second level dual-port bus. The third bus level, the MULTIBUS interface, provides access to the MULTIBUS. The presently used wiring option prohibits off board access to local RAM, so that the local RAM is protected from external contamination.

3. The 8086 Microprocessor

The 8086 microprocessor, the heart of the single board computer, performs the system processing functions and generates the address and control signals to access memory and I/O devices.

This high performance, general purpose microprocessor base of the iSBC86/12A contains an Execution Unit (EU) and a Bus Interface Unit (BIU). EU functions are supported by instruction fetches and operand reads and writes conducted by the BIU. The BIU can stack instructions in an internal RAM to a level of six deep increasing EU efficiency and decreasing bus idle time. A 16-bit arithmetic/logic unit (ALU) in the EU maintains the CPU status and control flags, and manipulates the general registers and instruction operands. All registers and data

paths in the EU are 16 bits wide for fast internal transfers.

The 8086 has eight 16 bit general purpose registers. Four byte addressable registers, known as the data registers, can be used without constraint in most arithmetic and logic operations. The remaining four are primarily pointer registers, but can be used as accumulators. Additionally, the 8086 has four segment registers, an instruction pointer register and a flag register with nine status bits.

The 8086 can address up to one megabyte of memory, 'viewed' as a group of segments, as defined by the application. A segment is a logical unit of memory that may be up to 64K bytes long. The segment registers point to the four currently addressable segments. Programs obtain access to code and data in other segments by changing the segment registers to point to the desired segments.

It is convenient to think of every memory location as having two kinds of addresses, physical and logical. A physical address is a 20-bit value that uniquely identifies each byte location in the megabyte address space. Physical addresses range from OH through FFFFFH. Programs, however, deal with logical instead of physical addresses. A logical address consists of a base value and an offset value. Whenever the BIU accesses memory - to fetch an instruction or to obtain or store a variable - it generates

a physical address from the logical one. This is accomplished by shifting the base value left four bits and adding the offset. The resultant 20 bit value is then used to access memory.

4. Ethernet

for the high-speed exchange of data between information processing equipment within a moderate-sized geographic area. It is the result of a collaborative effort by Digital Equipment Corporation, Xerox Corporation, and Intel Corporation. The Ethernet specification [Ref. 9] provides precise, detailed design information for a baseband local area network and, for brevity's sake, only general aspects pertaining to the RTC* implementation will be discussed here.

Ethernet implements the lowest two layers of the 7-layer OSI/ISO model [Ref. 11 pp. 46-53]. The Data Lirk layer defines the format and addressing of packets that are broadcast over the "Ether", detects transmission errors, controls access of the network by nodes, and allocates channel capacity. These functions are, in fact, implemented in the NI3010 Ethernet to MULTIPUS communications controller board. The functions carried out by this layer for sending and receiving transmissions are as follows.

a. Data Encapsulation/Decapsulation

Defining the format of message packets - the different fields of information within the packets.

Constructing packets from data supplied by the nodes through the higher layers; disassembling network messages and supplying data to the higher layer protocols of the node.

Addressing - handling of source and destination addresses.

Error detection - physical channel transmission errors.

b. Link Management

Channel allocation - the length of time of channel use is determined by the packet size.

Channel access - access to the channel is controlled by a contention-avoidance-and-resolution technique, called CSMA/CD, part of which is carried out in each of the two layers. The Data Link level responds to the channel or carrier sensing of the Physical layer. This means that the sender defers sending in the case of traffic, sends in the absence of traffic, and backs off and resends the message a random time interval later in the case of collisions.

The construction and processing of the packets that are transmitted on the Ethernet, is part of the data encapsulation function of the Data Link layer. The Ethernet packet is made up of five fields, as shown in Figure 5 (all bytes are eight bits in length). The smallest total size of a packet transmitted over Fthernet is 64 bytes, and the maximum size of a packet is 1,518 bytes (these figures do not include the eight-byte preamble). Details of the fields are included in [Ref. 9], so the only field discussed in detail will be the destination address. Knowledge of this field will simplify the discussion of the packet routing algorithm presented in Chapter 4.

A packet can be sent to one, several, or all nodes simultaneously, through unique broadcasting and addressing capabilities. The address of the node (or nodes) that the packet is intended for is placed in this field, which is six bytes in length. A node address can be one of two types:

Physical address - the unique address of a single node on any Ethernet.

Multicast address - a multidestination address of one or more given nodes on a given Ethernet, of which there are two kinds:

multicast group address - virtually any number of node groups can be assigned a group address so they are all able to receive the same packet in a single transmission by a sending node. This is a key feature in the packet routing algorithm to be discussed in Chapter 4.

broadcast address - a single multicast address by which
a packet can be sent to the set of all nodes on a given
Ethernet.

The first bit in the Destination Address field is set to indicate a physical or multicast address. The remaining 47 bits specify the address itself. If a packet is to be broadcast to all nodes, the 47 bits are all set to "1." The 47 remaining bits allow for 2 ** 47 (over 142 trillion) possible addresses.

The Physical Layer of Ethernet provides a tenmillion-bit-per-second channel over a coaxial cable medium. It specifies all the essential physical characteristics of Ethernet, including bit encoding, timing, voltage levels, and two compatibility interfaces.

The main functions of this layer are:

Data encoding/decoding:

Generation and removal of 64 preamble bits before each packet is transmitted for synchronization and timing of messages.

Bit encoding and decoding — between the binary encoded form of the Data Link level and the phase encoded form required for transmission on the coaxial cable. Manchester phase encoding is specified for all data transmitted on the Ethernet at a data transmission rate of ten million bits per second (10 Mbps).

Channel Access

Transmission and reception of encoded data.

Carrier sense - monitoring the channel for traffic and signaling the Data Link layer if traffic is detected.

Collision detect - signaling the Data Link layer, during transmission, when a collision is detected.

Two important compatibility interfaces, the transceiver cable interface and the coaxial cable interface, are also specified in the Physical layer. Detailed information regarding these interfaces is contained in [Ref. 9].

5. NI3010 Ethernet Communication Controller Board

In the following discussion of the NI3010's operation, reference to a 'host" is synonymous with a single board computer in a cluster which contains the device driver for the NI3010 board. Details concerning this driver's system role are contained in Chapter 4.

The NI3010 ECCB is a MULTIBUS-compatible component that implements layers one and two of the ISO/OSI 7-layer model. Although programmable as a polled or interrupt-driven

DMA device, it is used entirely as an interrupt-driven component in this implementation. The NI3010 serves as a bus master when controlling the DMA operations between the NI3010 buffers and the host's memory, and as a slave to the commands of the host.

The host controls the NI3010 by writing to onboard registers which are MULTIBUS addressable I/O ports. Depending on the state of execution, the host may direct the NI3010:

- (1) To perform a load command
- (2) In preparation for a DMA operation load a memory address and a byte count, or
- (3) To enable an interrupt register, to inform the host when a directed operation is complete.

The host programs the NI3010 by writing a command to the command register, whose I/O address is currently set at BOH (base register). The command function codes are contained in Table 3-1 of [Ref. 12]. After issuing a command, the host must check for a value in the Command Status Register. The details of this read operation are covered in [Ref. 12], but briefly: Any value other than zero or one in the Command Status Register, following execution, represents a board failure. If at any time during MCONTEX execution a diagnostic appears that indicates an NI3010 board failure, the RTC* system operator can run a diagnostic program that fully exercises the board. The code and

invocation procedures for this diagnostic routine is contained in Appendix L.

Of particular importance is the requirement to read the Command Status Register at the beginning of any code that controls the NI3010. This is neccessary because of the power-up diagnostic that runs at system start-up or due to a MULTIBUS reset. This automatic testing feature places a value in the Status Register that must be read to clear the register before any commands can be issued to the NI3010.

The NI3010 transmit process consists of obtaining data packets from shared data memory, via a DMA operation, forming them into Ethernet frames, and successfully delivering them to the intercluster bus (the "Ether").

The following describes what happens when a transmit packet goes from MULTIBUS memory to the NI3210:

(1) The host writes an interrupt code of zero to the interupt enable register on the NI3010. Writing this register clears the NI3010's interrupt line (currently set for interrupt 5).

Note: This step ensures that the DMA controller does not start a DMA transfer as soon as the byte count registers contain a non-zero value.

- (2) The host writes a 24-bit MULTIBUS memory address into the NI3010's bus address registers.
- (3) The host writes the packet's byte count into the NI3010's byte count registers.
- (4) The host initiates a DMA transfer by writing to the interrupt enable register an interrupt code of 6. The NI3010 will now interrupt the host processor when it completes the DMA transfer.

- (5) The NI3010 moves the transmit packet from host memory to its transmit buffer (only one packet at a time may be resident in this buffer). After accepting each data byte, the DMA controller increments the address in the bus address registers and decrements the byte count in the byte count registers. When the byte count reaches zero and its transmit register is empty, the NI3010 interrupts the host processor. This is a transmit-DMA-done (TDD) interrupt. The transmit data is now stored in the transmit buffer.
- (6) To transmit this data on the Ethernet, the host issues a Load transmit Data and Send command (29H). The NI3010 carries out the command, reflecting its status in the register. The host must read the status register.

The following describes what happens when a receive packet goes from the NI3010's receive queue (16K byte capacity) to MULTIBUS memory:

- (1) The host issues an interrupt code of 4. This enables a receive-block-available (RBA) interrupt from the NI3010.
- (2) The host gets a receive-block-available interrupt. The host now knows that the NI3010's receive queue has a frame awaiting transfer to MULTIBUS memory.
- (3) The host writes an interrupt code of zero to the NI3010's interrupt enable register. Writing this register clears the NI3010's interrupt line.

Note: Just as in the transmit process, this step ensures that the DMA controller does not start a DMA transfer as soon as the byte count register contains a non-zero value.

- (4) The host writes the 24-bit MULTIBUS memory address into the NI3010's bus address registers.
- (5) The host writes the byte count of its MULTIBUS buffer into the NI3010's byte count registers.
- (6) The host initiates a DMA transfer. It does this by issuing an interrupt code of 7. This also enables a receive-DMA-done interrupt (RDD) from the NI3010.

- (7) The NI3010 moves the received frame from its receive queue to host memory. The NI3010 preceeds the packet with a frame status byte, a null byte, and two bytes containing the frame's byte length. After transferring each data byte, the DMA controller increments the address in the bus address registers and decrements the byte count in the byte count registers. The NI3010 generates a receive-DMA-done interrupt when it finishes transferring the frame or when the byte count reaches zero.
- (8) The host responds to the RDD interrupt by issuing an interrupt code of zero, disabling the interrupt from the NI3010 board.

The determination of the order in which commands are given is entirely dependent on the application. The 16K byte receive buffer allows the host to read this buffer (via RDD interrupt operation) at its own convenience. This buffers the MULTIBUS from the unpredictable arrival times of intercluser traffic, consequently reducing the time-critical service requirements on the receiving cluster. In contrast is the 2K byte, single packet, transmit buffer. The host system should strive to favor outbound packets to reduce the processing delay by any processors in the cluster.

B. SOFTWARE SERVICES

1. Operating Systems

A copy of a kernel of MCORTEX resides in each processor's local memory and is a part of the address space of each local process. Additionally, GLOBAL memory is accessible to MCORTEX to facilitate interprocess synchronization. Processes are scheduled for execution by a kernel of MCORTEX on each SBC. Any process that advances an

eventcount or calls the await primitive "risks" surrendering the CPU to a higher priority ready to run process. A call to the advance primitive always results in a call to the scheduler. If the calling process is still the highest priority "ready to run" process, it will continue in its execution, otherwise another virtual processor will be scheduled to run and the original process will be blocked ("ready" if an advance operation, 'waiting if an await operation).

In the event there are no user processes in the ready state, the kernel's idle process will run. This process blocks itself every 4 milliseconds and calls the kernel scheduler. If any offboard operation caused an onboard process to be readied, as the only process "ready to run", it will be scheduled. The idle process is always "ready to run", of course, but it has the lowest possible priority.

This implementation of MCORTEX is a major change in the philosophy of previous versions, whereby a system interrupt under MCORTEX control, in conjunction with interrupt flags maintained in GLOBAL memory, provided communication initiation between real processors. Upon receiving an interrupt, each processor checked its flag in GLOBAL memory to determine if the interrupt was interded for a process in its local memory. If not, the process executing at the time of the interrupt continued. Otherwise

a call was made to the MCORTEX scheduler and the highest priority ready process was given control of the CPU. For communication between processes in local memory, no interrupt was issued, a call to the scheduler was made directly.

The use of the interrupt was inconsistent with the philosophy of switching processes only at "safe" points in their execution. These "safe" points were required because of non-reentrant PL/I-86 user process code. An interrupt must not occur during a call to a PL/I procedure that is shared among multiplexed processes. Therefore, the original design had a design error which needed correction.

Also, the use of a preemptive interrupt to signal a <u>possible</u> change to all real processors in a cluster was somewhat counterproductive. To cause all real processors to be disrupted in their execution, just because as few as one virtual processor was made ready, is unjustifiable. However, this preemptive interrupt structure has been maintained in MCORTEX in the event a high priority process must be scheduled. A primitive known as PREEMPT, provides this capability. The PREEMPT primitive is the mechanism to schedule time urgent processing which is vital in real-time systems. PREEMPT, however, must be used carefully and sparingly. Processes that are time critical must only use reentrant code, so that when a return from the time critical

process is completed, the state of the system is not disturbed.

Access to MCORTEX is through the supervisor at the outermost layer of the MCORTEX four level structure discussed by Klinefelter [Ref. 5 : pp. 44-46].

Also resident in each local memory, if required, is the CP/M-86 operating system. In this configuration the full range of CP/M-86 utilities. [Fef. 13] and [Fef. 14], is available to the user. Additionally, development of user processes can make use of any of the broad scope of commercially available products compatible with CP/M-86. Figure 5 gives a representation of the locations of the system code. The diagram includes the location of DDT-86 as required for a debugging session. A developer of user processes should anticipate needing this powerful debugging tool; the space should remain reserved. Also depicted are the locations of the MCORTEX/MXTRACE loaders. During load. loader memory is not reserved, and care must be taken to ensure that a CMD module's code or data section loes not overwrite it. It is permissible, however, to include this memory as part of a module stack or free space, since these structures are developed at module runtime when loader functions have been completed.

2. <u>User Processes</u>

User processes may be located in areas indicated in Figure 6. Additionally, if CP/M-86 utilities are not





FIGURE 5 Ethernet Packet Format

required, memory reserved for CP/M-86 may hold user processes.

Descriptions of processes in memory are provided to MCORTEX through the CREATESPROC primitive. This MCORTEX function gives the process a unique identification number, priority, stack (SS and SP registers), next execution address (CS and IP registers), data segment (DS register), and extra segment (ES register). MCORTEX establishes the process initial context using this information to create a virtual processor, which is a software abstraction of a real processor. The virtual processor exists as a combination of data, both in GLOBAL memory, and in each process stack. When executing, the virtual processor becomes identical with the real processor state. Relinquishing the CPU forces the virtual processor status into GLOBAL memory and the process stack into local memory.

As described by Rowe [Ref. 6: p. 28], special effort has been made to accommodate processes created under PL/I-86 and linked using LINK86. LINK86 concatenates all PL/I-86 code segments into one segment and data segments into one segment. Thus, PL/I-86 processes consist of a series of contiguous code segments followed by a series of contiguous data segments. Additionally, at run time PL/I-86 routines create a stack following the data area. and a free space following the stack. The resulting configuration is shown in Figure 3 of [Ref. 6].

0



10000 [5] 5 [5] 5 [5] 5 [5] 5	
CP/M MULTI- USER AREA 10000 E E E E E E E E E	ERB
E5300 TRANSMIT DATA BLOCK MCORTEX GLOBAL 10666	
E7FFF DATA BLOCK 10C58	
USER SHARED DATA	

ERB - Ethernet Request Block
ERP - Ethernet Request Packet

FIGURE 6 Cluster Memory Map

Access to all data areas resulting from a single link, is referenced to a common data segment. Stack pointers are referenced to the stack segment register, and free space pointers to the extra segment register. Additionally, some PL/I-86 runtime routines assume the contents of all three segment registers (DS, SS, ES) are identical.

The MCORTEX CREATESPROC parameters include the absolute location of process start, stack, and data. For this reason it is advantageous to locate processes absolutely when linking. LINK86 provides such an option [Ref. 13: p. 7.6], however, the ABSOLUTE option is applicable to the entire CMD file created and cannot be used to distribute the file non-contiguously in memory.

Rowe [Ref. 6] experienced some difficulty using LINK86 as described in [Ref. 13]. His observation was entirely correct, but it was easily corrected by generating a rew CP/M-86 operating system using Version 1.1 CCP and BDOS (integrated with a modified BIOS). Version 1.6 contained an error that caused the 128 byte header, preceding CMD files, to be parsed incorrectly at file load time. Details concerning this header are contained in [Ref. 14]. The BIOS was modified due to the removal of the bubble memory board from the multi-user CP/M-86 system. This process of generating a new CP/M-86 operating system is described in adequate detail in [Ref. 14]. The details

concerning the multi-user CP/M-86 system BIOS is described in [Ref. 15] and will not be reiterated here.

IV. DETAILED SYSTEM DESIGN

A. DESIGN ISSUES

1. Real-Time Processing

Real-Time processes are of a time-critical nature, and as such are always resident in memory. The time required to swap a real-time process out of memory, to make room for another, would consume the very same resource being allocated - the CPU. The early designers of MCOPTEX considered this issue carefully and the result is an operating system that minimizes context switching overhead. MCORTEX processes reside permanently in memory (once loaded) and only CPU registers, critical to a context switch, are modified. Just as important are issues such as: (1) allocation of shared resources, (2) process integrity, (3) process synchronization, and (4) interprocess communication.

2. Shared Resources

within a cluster (Figure 3) are three critical shared resources: the NI3010 ECCB (i.e., Ethernet), common memory, and shared memory itself. The hierarchical bus structure limits the access of each real processor to common memory and shared memory, and the bus arbiter grants access in a random manner. Each processor executes processes in its own local RAM and only makes memory accesses outside that

range when MCORTEX primitives (access to common memory) are used or data computed by a producer must be placed in shared memory for consumption by another process within that cluster. MCORTEX performs its functions by setting up a section of common memory called GLOBAL memory. Table 1 shows how this shared resource is logically organized (Appendix H contains the actual memory locations).

Access to GLOBAL memory is resolved through the combination of a hardware bus lock (LOCK prefix preceding a machine level instruction), and a software lock (GLOBALSLOCK) located in GLOBAL memory. MCORTEX primitives that access GLCBAL memory set the hardware bus lock through the PL/M-86 function LOCK\$SET [Ref. 16]. The real processor executing the kernel, that is executing LOCK\$SET . is given sole access to the MULTIBUS for the duration of a single instruction. A LOCK prefix preceding an XCHG instruction causes a value in a register (contents 77H) to be exchanged with GLOBAL\$LOCK. The processor then examines the contents of the exchange register. If the register now contains zero, the processor is granted access, if not, the kernel repeats the procedure until a zero is obtained from GLOBAL\$LOCK. The XCHG instruction requires two bus cycles to swap 8-bit values, thus without the LOCK prefix it is possible for another processor to obtain the bus between cycles and gair access to the partially-updated GLOBAL\$LOCK semaphore. When relinquishing the software lock, the kernel

TABLE 1 - GLOBAL MEMORY

OFFSET	MNEMONIC	TYPE/INIT	PEMARKS
2 3	CAL\$CLUSTER\$ADD! C\$TBL(100) EVC\$NAMF VALUE REMOTE\$ADDR	R W X S P FT W Ø W FF	Address of this cluster Event count table Event count name Event count value Remote addr of remote
	THREAD SCPU * MAXSVPMSS	S	copy Event count thread Virtual processor map (MAX\$CPU = 10, MAX\$VPMS\$CPU = 10)
603 604 605 607 609 1602 GL 1603 NR	VP\$ID VP\$STATF VP\$PRIOPITY EVC\$AW\$VALUE SP\$REG SS\$REG OBAL\$LOCK \$PPS \$VPS (MAX\$CPU)	P X X X X X X X X X X X X X X X X X X X	Virtual processor ID Virtual processor state Virtual processor pri. Count awaited Stack pointer register Stack segment register # of real processors # of virtual processors e byte for each possible , MAXSCPU currently = 10)
1011 112	" + 1	B X	H/W interrupt flag (one for each possible CPU, MAX\$CPU currently = 10)
1624 EV 1625 CPI		B 1 B Ø	Number of events Log in CPU number
1626 SE	QUENCERS	B Ø	Number of sequencers
1627 S	\$TABLE(100) EQ\$NAME EQ\$VALUE	S P X W X	Sequencer table Name of sequencer Value of sequencer
1927			
B - byt	e W - word	S - struct	ure X - not initialized

merely sets GLOBAL\$LOCK to zero. The "granularity of locking by the kernels, is all of GLOPAL memory, i.e., no two kernels have access to GLOBAL memory simultaneously.

Users have no access to GLOBAL memory, however MCORTEX provides for user control of shared resources through data held in GLOBAL memory. Sequencers, located in the sequencer table section of GLOBAL memory, are used to provide a turn taking mechanism. Each shared resource is assigned a corresponding sequencer. When processes require a resource, they request a turn through the supervisory function call TICKET, specifying the applicable sequencer. TICKET returns a number indicating the callers turn at the required resource. TICKET advances the sequencer value in GLOBAL memory so that succeeding requests receive higher numbers. Given the situation where a "busy wait" is not to be employed, a process requesting the resource then makes another supervisory call, this time on AWAIT, providing both an identification of the resource and the process turn number. If the resource is not busy, the process will receive immediate access, otherwise the process gives up the CPU.

3. Process Integrity

The design of MCORTEX relies heavily on user cooperation for process integrity. The supervisor controls access to the MCORTEX functions, but even this is a software control and a process that intentionally or inadvertently

destroys GLOBAL data would be disastrous. Although local RAM of a processor is inaccessible from MULFIBUS, thus protected from a 'runaway' process, common memory and shared memory are not. Protection from this type of failure requires hardware protection not presently in the system. The low cost of microcomputers however, allows for redundant back up systems which can limit the effects of such failure due to a processor hardware fault.

4. Process Synchronization

Process synchronization is accomplished under MCORTEX through the functions ADVANCE. AWAIT. and PREEMPT. These synchronizing primitives are supported with the functions CFEATE\$EVC, CPEATE\$SEQ, READ, DEFINE\$CLUSTER, DISTRIBUTION\$MAP, and TICKET. Consumer processes use AWAIT to ensure that data they require is ready. Producer processes use ADVANCE to inform consumers that a new iteration of data has been computed. PREEMPT is used by one process to directly ready another process. This primitive is for activation of high priority system processes of a highly time critical nature. A call on a synchronizing primitive may, or may not result in relinquishing the CPU. The CPU is always assigned to the highest priority ready virtual processor on each board regardless of which synchronization function envoked the scheduler (except for PREEMPT, of course).

Before using ADVANCE or AWAIT, an eventcount must be created using CRFATESEVC. Consumers and producers then communicate using the agreed upon eventcount. The current value of an eventcount can be determined through a call on READ. The functions of CREATESSEQ and TICKET are as discussed earlier, but with broader applications.

The only entity presently distributed by MCORTEX over Ethernet is eventcounts. However, this feature alone allows distributed processes to synchronize. The manner in which processes synchronize is no different than that already discussed. The fundamental issue then becomes the means by which an eventcount of interest can be made available to a producing or consuming process.

Eventcounts may be used in any number of combinations. Producing and consuming processes may be resident in the same cluster, different clusters, or mixed (i.e., a producer and one consumer in the same cluster, with another consumer of the same data type in another cluster). Processes are not aware, however, as to their own distribution — they continue to advance eventcounts and await values just as they always did. This transparency is provided through the primitives DEFINE\$CLUSTER and DISTRIBUTION\$MAP.

DEFINE\$CLUSTER is a procedure that assigns a 16-bit address (the last two bytes of the destination field of an Ethernet packet) to a cluster, and DISTRIBUTION\$MAP causes

the "remote\$addr" field of an eventcount name (see Table 1) to be assigned a value. It is necessary to statically manage the distribution of eventcounts, just as it is necessary to statically manage blocks of shared memory for user processes. It is a decision that must be made by personnel responsible for the development of AEGIS software that will run on PTC* under MCORTEX.

A user process does not need to know the address of the cluster in which it resides, nor is it required to know the cluster addresses of processes that it synchronizes with. Therefore, DEFINE\$CLUSTER and DISTRIBUTION\$MAP are not primitives called by a user process, but by a system process that calls these primitives in its initialization module. As mentioned before, eventcounts must be created prior to their use. The convention of MCORTEX is that user processes do not create or defire them (as a constant) in any way. The same system process that calls DEFINE\$CLUSTER and DISTRIBUTION\$MAP, also creates all user and system eventcounts and sequencers. Thus, symbolic names only are used by user processes at run-time and the system initialization module at creation time, providing a level of security. It will be seen later how this security is even further enhanced. The manner in which user and system processes are created is covered in complete detail in Chapter V.

5. Interprocess Communication

provide any means by which data (produced) can be transmitted between clusters. Within the same cluster, however, shared data is stored for consumption in the 64K byte FAM shared memory board. Any buffering of data by user processes must be done explicitly. There is no dynamic allocation of this resource.

With Ethernet serving as the intercluster bus, with eventual data transfer planned, due consideration must be given to the distribution of user processes within RTC*. Processes with a high interprocess communication rate should be located as close together as possible. When this is not feasible, a fairly high efficiency penalty will have to be paid. The Ethernet is clearly the highest level bus in RTC* and memory located at a remote cluster must be viewed as the highest level memory in the memory hierarchy of RTC*. As such, a nonlocal memory access should be avoided as much as possible, but it will never be entirely avoidable. Clearly average memory access times will drop as the rate of local memory references increase. In a distributed system such as RTC*, the nonlocal "hits" on memory should be kept to a minumum. To reiterate, if high volume communicating processes can possibly reside in the same cluster, then they should be so located.

B. ETHEHNET ACCESS

1. Cluster Input/Output

MCOFTEX must provide a means to transmit copies of values of eventcounts to a remote cluster. This operation must be entirely transparent to user processes, since they have no knowledge of their distributivity.

Figure 7 illustrates an abstraction of the flow of data and control signals necessary to achieve a transmission over Ethernet. It embodies the principles of a flow chart, as well as an abstraction of processing modules and control signals. Refer to Figure 7 for the following discussion. The user processes resident in either SBC 1 or 2 advance an eventcount through the ADVANCE primitive operation. The ADVANCE primitive makes a determination as to the locality of the eventcount and calls the internal routine SYSTEM\$10 only if the eventcount is distributed, i.e., a remote copy is needed at another cluster. The SYSTEM\$10 routine makes a determination as to the eventcount communication path (currently the only option is Ethernet). Since the path is Ethernet. the SYSTEM\$10 routine writes an Ethernet Request Packet (FRP) to a circular buffer in shared memory, known as the Ethernet Request Block (ERB).

As a shared resource among MCORTEX kernels, an ERP slot in the ERB must be arbitrated for. The TICKET mechanism is employed in SYSTEM\$IO, and the circular buffer (ERB) contains ERP's that must be processed. The SYSTEM\$IO routine




FIGURE 7 Intercluster Input/Output Processing

increments a system reserved eventcount (ERB\$WRITE) to notify the NI3010 Device Driver and Packet Processor that an ERP has been written. This "advancing" of ERB\$WEITE also allows any other kernel executing the SYSTEM\$10 routine to continue if it was attempting a simultaneous write to the ERB. The NI3010 Device Driver and Packet Processor (hereafter referred to as the Driver) is a consumer of ERP's and also processes Ethernet packets received from other clusters. As a consumer of ERP's it is a system process of a cyclic nature that is scheduled in the same manner as user processes. However, this routine is dedicated to high density I/O operations, and as such is never blocked. In the highly unlikely situation where there are no ERP's to consume or packets to receive and process, the Driver idles in a busy wait.

Currently the only type of ERP to be processed is an 'eventcount type', whose format is shown in Figure 8. The NI3010 Driver decodes the ERP and based on the information

Byte 1	Byte 2	Byte 3 Byte 4	۵.
Eventcount Type	Eventcount Name	Value	

Figure 8 Ethernet Request Packet Format

it sets up a transmit-data-block in shared memory. In fact, this block is the Ethernet packet, less the 64-bit preamble

and 4-byte Frame Check Sequence (FCS). The Driver then initiates a Transmit-DMA-Done'TDD) operation to transfer the block to the transmit queue of the NI3010. The Driver follows up the TDD interrupt with a Load and Send command (29H) to the NI3010 directing it to transmit the packet over Ethernet.

Inbound packets are processed by the Driver through the Receive-Block-Available (RBA) and Receive-DMA-Done (RDD) operation sequence described in Chapter 3. The Driver favors outbound packets, to avoid the possibility of a bottleneck due to a "clogging up" of the ERB. When it does set up for an RBA interrupt, it will continue to the conclusion of processing the packet received. Following the DMA of the packet to the receive-data-block area in shared memory, the Driver decodes the data fields of the packet (Figure 9) and calls the appropriate MCORTEX synchronization primitives. The Driver continues to operate in this manner, determining via an eventcount value (incremented by SYSTEM\$10) whether or not an ERP exists in the FRB that needs to be processed and in the absence of one receives ar inbound packet for processing.

The truly asynchronous nature of the Ethernet service should be apparent. Once SYSTEM\$10 deposits an FRP, it returns immediately to the user process. The user process is not held up in its execution due to a transparent request for system input/output. The Ethernet Request Packet is the

embodiment of the request, and in different forms is passed between various clusters of RTC*. It contains all the information needed to perform the operation independently of the requesting process.

C. PACKET ROUTING ALGORITHM

Thus far, all illustrations and discussions of FTC* pertained to only two clusters, but this should not be construed as a limitation. Given that more than two clusters can exist in RTC*, some methodology must exist to route packets to as few as one and to as many as needed (up to the maximum clusters that exist).

The established convention is that no cluster will send a packet to itself. If an eventcount is advanced that requires a local update and one remote update (to one cluster) then only the local copy will be updated and only the cluster that is to receive the eventcount value will receive a packet. This clearly reduces needless packet processing at a cluster that has no interest in that eventcount, i.e., there are no producers or consumers interested in its value. Therefore an algorithm had to be developed that selectively eliminated packets from being transmitted to an inappropriate cluster.

The NI3010 has an packet addressing mode known as GFOUP addressing, whereby multicast addresses can be loaded into a multicast address table onboard the NI3010. Provided this

table is loaded prior to NI3010 use, any packet received that has bit 1 of the destination address field set to one (i.e., the first byte is odd) is interpreted as a multicast packet and a lookup is done in the table. If a match of the destination address is found in the table, the packet is loaded in the NI3010's receive queue. If the Driver (Figure 7) enabled an RBA interrupt, the NI3010 will issue ar interrupt signifying that a packet has been received for this cluster. The Driver will then process the packet accordingly (format shown in Figure 9).

The Driver programs the NI3010 to accept GROUP addresses in its multicast table, depending on the distribution of eventcounts in RTC*. The Driver (Appendix K) has a module

DATA FIELD

Byte 1	Byte 2	Byte 3 Byte 4
Packet Type	Type Name	Value
(EAC)	·	
+		

* - Packet is decoded based on byte 1.

Figure 9 Eventcount Type Ethernet Packet


that reads the local cluster address and group addresses from a file called "address.dat". The local cluster address is used to set up the physical address of the NI3010 (see

[Ref. 12] for details). Any packets on Ethernet that has one of the group addresses or the physical address in the destination field is received and processed.

For packets to be transmitted over Ethernet, only the last two bytes of the destination field is programmable. This minimizes the amount of data that must be maintained and manipulated for packet addressing. The 'remote\$addr' field in the EVENTCOUNT TABLE in GLOBAL memory contains the two bytes.

Figure 10 contains an example of a logical connection of clusters (they are all physically connected by Ethernet) dependent on the distributivity of the eventcounts. The lines, with numbers adjacent to them, represent a connectivity relationship of classes of data whose producers and consumers synchronize on certain eventcount values. The vertical dotted lines represent a partioning of process types and group addresses, shown below the clusters. The number in the cluster block is the physical address of each cluster. It can be seen that a producer of Type 1 data, a consumer of Type 2 data, and a consumer of Type 3 data are all present in cluster 8. A logical connectivity exists between all clusters as a result of the Type 1 data (Type 1 consumers exist at clusters 1.2. and 4). An advance by producer P1 must cause a packet to be sent to clusters 1,2, and 4.

0



P1 - Producer of Type 1 Data

C1 - Consumer of Type 1 Data

Figure 10 Ethernet Packet Routing

Continuing with this example, consider the Type 4 connectivity. The binary connectivity is 0111 and by performing an exclusive-or with the value 0001H (address of cluster 1, where the producer is present) results in 0006H. The NI3010 at clusters 2 and 4 must have <03-00-00-00-00-00-00 in the multicast table. All other values shown in Figure 10 are derived in an analagous manner.

The "remote\$adder" field of an eventcount contains the binary connectivity discussed above. The ADVANCE procedure of MCORTEX makes a test to see if the remote\$addr field is equivalent to the "local\$cluster\$addr" (as defined by the DEFINE\$CLUSTER primitive). If they are the same then SYSTEM\$IO is not called and intracluster processing continues. If they are not equivalent, then an exclusive-or

operation is performed on the remote\$addr field fremote\$addr XOR local\$cluster\$addr) and the resultant two byte value and appropriate eventcount information is written to an ERP. The NI3010 Driver dequeues the ERP and forms the appropriate packet format (Figure 9), initiates the DMA operation to the NI3210, and issues the Load and Send operation.

V. PROCESS DEVELOPMENT AND THE MCORTEX LOADER

A. PROCESS DEVELOPMENT

1. PL/I-86 User Processes

Rowe [Ref. 6] is responsible for the integration of MCORTEX into the CP/M-86 environment. Although his discussion of PL/I-86 user process development is more than adequate, enough changes have been made to warrant another discussion.

Procedures written in PL/I-86 become MCOFTEX processes through execution of CREATE_PROC functions. MCORTEX processes, though written, compiled, and linked as PL/I-86 procedures, are distinct processes. Each requires the state of the processor to be prepared by the MCOATEX executive prior to every entry into the process. This is accomplished transparently when making MCORTEX function calls. User-defined or built-in PL/I-86 procedures in a MCORTEX process can be accessed from within the process normally, however, a MCORTEX process must be entered through a MCORTEX function call.

KORE is the name assigned to the kernel of MCORTEX and is written in PL/M-86, and it is necessary for calls to the supervisor to meet PL/M-86 parameter passing conventions. Rowe [Ref. 6] provided mechanisms to resolve differences between simple user calls and supervisor calls.

One such mechanism is the file GATEWAY.PLI, as referred to by Rowe, and now known as the SYSDFF.PLI (for System Definitions) file. This file must be included in all programs (using the PL/I %INCLUDF directive) making calls on MCORTEY functions. The change in filename was introduced as a result of this file's multifunction role. In addition to declaring the MCORTEX functions as ENTRY values with attribute lists, the file also contains the symbolic names of eventcounts, sequencers, and pointers for shared data structures. This adds a level of security not present in previous versions of MCORTEX. The misspelling of a symbolic name will be caught by the compiler as the use of an undeclared variable.

An example of the use of pointers to access a data structure in shared memory is provided by the NI3010 Device Driver and Packet Processor. This routine performs an UNSPEC function (described in [Ref. 17 p. 72]) call to absolutely locate the Ethernet Request Block structure so that it can consume Ethernet Request Packets generated by KORE's SYSTEM\$IO routine. The value appearing on the righthand side of the UNSPEC assignment statement is a symbolic name defined in the SYSDEF.PLI file. Proper static management of shared memory, with symbolic assignments, assures the integrity of user data.

Due to the limitation of pointer variables to sixteen bits in PL/I-86. some method had to be devised to

allow user processes to access shared memory 'outside the 64% byte range), without resorting to assembly language code to effect data moves. The ABSOLUTE feature of LINK-86 [Ref. 18] provides such an alternative. The DS register can be assigned a value (by using DATA [ABS[v]], where v represents the value) sufficiently high to allow an offset to be added to it at runtime. forming a physical address in the range 10000H - 1FFFFH first segment shared memory). This accomplishes the desired effect. It is precisely this technique that is used in the NI3010 Driver. The Driver was linked with a value of 0800H in the LINK option file. and when added to an offset of 8000H allowed access to a based array structure called FRF (Ethernet Request Plock). Note that 0800:8000 is the same as 1000:0. but the first logical address permits local data to reside in local memory and shared data in the first segment. User processes can use this same technique for interprocess communication.

(multiprogrammed) on one real processor must be linked into a single CMD module. Multiprogrammed processes may share common PL/I-86 runtime routines as well as CP/M-86 utilities. However, this sharing of runtime routines and utilities presents a problem. Careful examination of the machine code of the runtime procedures and utilities revealed the fact that they are not reentrant routines. Under normal circumstances, since processes only block

themselves at 'convenient' points in their execution (with the ANAIT primitive), this lack of reentrancy is not a problem. In previous versions of MCORTEX, with the preemptive interrupt 4 to signify that a process has been readied by an offboard operation, the interrupt could easily "catch" two multiplexed processes using the same nonreentrant runtime routine or utility. The change in scheduling philosophy, as discussed in the SOFTWARE SERVICES section of Chapter 3, reduces this "window of vulnerability." If a process is scheduled, via a PREEMPT operation (which still uses interrupt 4), behind a process that was blocked and using the same runtime routine or utility, the originally scheduled process's execution state could be catastrophically altered. This type of situation can be avoided through a careful distribution of user processes. That is, don't allow a process that may be readied via a PREEMPT operation to be multiplexed with a process that might possibly use the same utilities or PL/I runtime routines. If this cannot be avoided, the only remaining alternative is to write the shared code as reentrant procedures. It is anticipated that future Digital Pesearch. Inc. language compilers and CP/M-86 operating system functions will address and resolve - this lack of reentrancy. For now, it remains a problem.

MCORTEX currently expects an initialization module to be located starting at $04390 \mathrm{H}$. This module is the first

user process executed, and is used to create user processes only. A <u>system</u> process written in PL/I-86 can use its intialization module to create eventcounts, sequencers, as well as creating itself. After all initializations are performed, an AWAIT('FE'B4,'0001'B4) should be executed. This puts all initialization processes on a common reserved event count thread. An ADVANCE('FE'B4) by any process will return all processors to CP/M-86 control (providing CP/M-86 is resident locally).

MCORTEX processes are written as parameterless PL/I-86 procedures. Execution of CREATE_PROC functions in the initialization module establishes a virtual processor for each process, and sets all process states to ready. The AWAIT call at the end of initializations forces a scheduling to take place. The highest priority virtual processor will be granted access to the real processor. Further scheduling is dynamically dependent on the use of MCOPTEX synchronizing primitives by user processes.

Parameters required by the CHEATE_PROC function include values unknown to the programmer until after all processes have been compiled and linked. This requires that dummy values be provided for the first compilation and linking. Links are performed with the MAP command option selected, since this provides information required to define user processes. A partial MAP print out for a demonstration process (full discussion in Appendix E) is shown in Table 2.

TABLE 2 - MAP FILE

Map for file: C2USEPS.CMD

Segments

Length	Start	Stop	Align	Comb	Name	Class
272D	(0000:0005	5-2731)	BYTE	PUB	CODE	CODE
050F	(0000:0100	7-060D)	WORD	PUP	DATA	DATA
0021	(0000:0601	E-062E)	WORD	COM	?CONSP	DATA
0013	(0000:0630	0-0642)	WORD	COM	?FPPSTK	DATA
CØZE	(0202:0644	1-0671)	WOED	COM	?FPB	D ATA
2292	(0000:0672	2-0673)	WORD	COM	?CNCCL	DATA
0009	(0000:0674	1-067C)	WORD	COM	?FILAT	DATA
0008	(2200:267I	E-0685)	WORD	COM	?FMTS	DATA
001B	(2000:0686	5-06A0)	WORD	COM	?EBUFF	DATA
0003	(2000:06A2	2-06A4)	WORD	COM	SONCOD	DATA
0025	(0000:06A6	5-06CA)	WOED	COM	SYSIN	DATA
3028	(0000:0600	-06F3)	WORD	COM	SYSPRINT	DATA

Groups	Segments	_		
CGROUP DGROUP	CODE DATA ?CNCOL ?ONCOD	?CONSP ?FILAT SYSIN	?FPBSTK ?FMTS SYSPRINT	?FPB ?EBUFF

map for module: C2_USERS_INIT

0024 (0000:0005-0028) CODE 0037 (0000:0100-0136) DATA

map for module: MSLORDER

00B5 (0000:0029-00DD) CODF 003B (0000:0138-0172) DATA

map for module: TRKRPRT

002B (0000:00DE-0108) CODE 0012 (0000:0174-0185) DATA

map for module: GATEM/T

2103 (0000:0109-020B) CODE 0004 (0000:0186-0189) DATA The CHEATE_PROC procedure has eight actual parameters. The first two are process identification and process priority. These are BIT(8) values assigned by the software developer, with due consideration given to the module's function. Four other parameters, the CS, DS, SS, and ES register values can be determined by performing an executable load of the process CMD file under DDT86. Values displayed by DDT86 include the CS, and DS register values. As mentioned earlier, it is required that the DS, SS, and ES register values be equal for proper operation of some PL/I-86 runtime routines. Except under carefully considered circumstances, this should be the case. The remaining two parameters are pointer values obtainable from the link MAP file.

The first section of the MAP file gives a summary of all code and data segments included in the associated CMD file. Several data segments are listed in order of their occurrence in memory, from lowest offset to highest offset. The range of the last entry gives the last address offset occupied by any data segment. Higher address offsets still within the memory space of this CMD file are assigned to stack and free space structures by PL/I-86, with the system stack preceding free space. The SP value required by the CREATE_PROC function can be obtained by adding the size of the stack required to the last offset occupied by data. If another MCOPTEX process stack is required, its SP can be

obtained by adding its size to the SP of the previous process. The system stack can be divided as necessary by continuing in this manner. The total number of bytes occupied by MCORTEX process stacks should not exceed the number of bytes provided by PL/I-86 for the system stack.

The MAP file also contains maps of the individual modules linked into the CMD file. These maps provide data about locations of code and data segments within the larger code and data segments summarized in the segments section. The beginning address of each module is given. This offset represents the IP value for that particular module.

With all parameter values determined, the initialization process must be recompiled, and all processes relinked. The resulting CMD file can be executed in the MCORTEX environment.

2. Gate Module

GATEMOD.OBJ (or GATETRO.OBJ) must be linked with all user processes. It provides the object code necessary to convert user calls to the format expected by the supervisor, including addition of function codes, and padding of calls with extraneous parameters. GATEMOD uses no variable data segment of its own, and simply makes moves from user data areas to the user stack. This ensures that, so long as the user data areas involved are unshared, GATEMOD is reentrant.

CATEMOD and GATETRC both act as translators of user calls into formats required by the MCORTEX and MXTRACE supervisors respectively. The only difference in the two gate modules is the address of GATE\$KEEPER in their associated KORFs. As assembly language routines called by PL/I-86 MCORTEX processes, GATEMOD or GATETRC use the established parameter passing conventions (PL/I-86 to ASM86) to build the stack structure expected by the supervisor module (PL/M-86 format), supplying function codes and padding when required. A call is then made to GATE\$KEEPER. If the call is to READ or TICKET, space is reserved on the stack for the returned value. This value is popped into the BX register (PL/I-86 convention) before exiting to the calling process.

KORE functions do not guarantee the integrity of the ES register. PL/I-86 in OPTIONS (MAIN) initializations, however, establishes the FS, SS, and DS registers to be of equal value, and some runtime routines expect this relationship to be maintained. The gate modules push the ES register onto the stack on entry, and pop it before return to the calling routine, thus preserving its precall value. Entirely transparent to user processes, the ES register value is preserved throughout MCORTEX calls.

B. MCORTEX LOADER

1. The Loader

Prior to Rowe's [Ref. 6] work the MCORTEX executive was assigned to the file KORE and was accessible only through utilities in the INTELLEC MDS system. This file contained all the multiprocessor operating system functions, the initial GLORAL memory, the supervisor, the interrupt vector, and various low level functions not accessible to the user. To execute MCORTEX it was necessary to download KORE and user processes to the target system, disconnect the transfer cable, connect the target system terminals, and pass control to KORE on each processor. See [Ref. 5: Appendix A, B] for a complete description of the process.

The KORE.OPS and KORF.TPC files, now loadable under CP/M-86 through the MCORTEX and MXTRACE loaders, are derived from KORE. KORF.OPS provides no system diagnostics, whereas KORE.TRC provides CRT output to indicate the entry into MCOPTEX primitives. It is expected that during the software development phases, KORE.TRC will be used to facilitate debugging. In some circumstances this may not be feasible due to the reduced speed of execution as a result of the I/O overhead.

Appendix A details the procedure used to produce KORE.OPS and KOPE.TRC from KORE. Further discussion will use the terms KORE and MCORTEX to mean either KORE.OPS or

KOPE.TRC and MCORTEX or MXTRACE respectively. When this generalization does not hold, the differences will be noted.

2. Operation of the MCORTEX Loader

operating system. Invoking MCORTEX without KORE.OPS on the default drive results in an error message and an abrupt return to CP/M-86. MXTRACE requires KORE.TRC. The loader announces that it is on line, and provides a prompt to query the interactive user whether or not GLOBAL memory should be loaded. Only the first processor activated should load GLOBAL memory. Subsequent loads of GLOBAL memory will destroy data needed by executing processors. If no initial load of GLOBAL memory is made the results are undefined.

memory as directed. The load is accomplished using CP/M-86 functions, but does not use the CMD load utility. Instead, KORE is read in and positioned block at a time as required. KORE load is followed by a request for a process file name. The loader expects one file name to be entered, and results are unpredictable if a "filename.filetype" does not precede a keyboard <RETURN>. User processes are loaded using the CP/M-86 CMD load utility, and user processes must be CMD files. The entire file name must be entered including the three letter extension or filetype (.CMD). After loading the user file, the loader passes control to MCORTEX.

creation of the IDLE and INIT processes (also MONITOF with MXTRACF), and the user initialization process is then entered. Operation after this point is determined by the user processes.

VI. CONCLUSIONS

The principal goals of this thesis were achieved. The modifications to the previous version of MCORTEX, to allow the distribution of processes over a high speed intercluster bus, were developed and appropriately tested. Eventcount values are currently the only entities that are transferred in packet form over Ethernet. However, the framework to easily extend the distributivity of other entities is established.

Ethernet is gained in an entirely transparent manner. This access is truly asynchronous in the sense that a return to the requesting process occurs when an Ethernet Request Packet is written to shared memory, not when actual output of the information occurs. Provided the NI3010 Driver and Packet Processor keeps up with the I/O rate, a bottleneck will not result. The dedication of the Driver to its own real processor assures this.

The Driver software needed to distribute MCORTEX over Ethernet is device-dependent, however MCORTEX only interfaces with this routine through the convenient abstraction of an Fthernet Request Packet. Any changes in the Driver will not cause an undesirable ripple effect of

changes in the operating system code. This integration of harware and software is easily modified and extensible.

The creation of eventcounts and sequencers in the initialization module of a carefully tested system process provide a level of security not present before. This security is further enhanced by expanding the role of the SYSDEF.PLI file that is included in each MCORTEX process. By convention the user processes cannot alter the constant definitions present in SYSDEF. The user processes are not hostile anyway, but it will clearly not be to their advantage to alter this file. The assigning of pointers for shared structures further elevates the level of security.

MCORTEX system process that is highly modular, virtually self-documenting, and extensible in nature. By modifying this code and the supporting code in MCORTEX, the distribution of other entities can be achieved. The distribution of sequencers is a nontrivial matter and careful consideration must be given to the speed at which a ticket value is returned to the requesting cluster. Ethernet packets will unavoidably be queued up in NI3010 input buffers, and the speed in which they would be processed by the current Driver is fixed. A sequencer-type packet (not recognized by the current driver) would be processed immediately by the Driver, i.e., a value would be returned from the GLOBAL data of the cluster responsible for the

shared resource, and an Ethernet packet would be sent out immediately.

The distribution of user shared data could similarly be achieved, with the buffering of data in the shared memory of each cluster. The synchronization on successive interations of data would be realized in the same manner as previously discussed.

The issue of packet security is a crucial one. The inherently reliable Ethernet is adequate in most instances, but a one bit error in (10 ** 8) to (10 ** 11) bits could be catastrophic enough when it occurs, so that an "acknowledging Ethernet" may have to be developed. Enough adequate testing has not been conducted in the AEGIS Simulation Laboratory to draw any conclusions in this area.

The lack of reentrancy in runtime code and CP/M-86 utilities is an issue that needs to be more actively addressed. A "LARGE" PL/I-86 compiler is under development by Digital Research, Inc. that should resolve the reentrancy problem and the limited range (64K bytes) of pointer variables. This product should be available in January 1985. In addition to solving the aforementioned problems, the "LARGE" compiler will also sever the umbilical cord between the ISIS-II and CP/M-86 operating systems. MCORTEX development can then continue in PL/I-86 instead of PL/M-86. MCORTEX will then evolve rapidly and consistently with increasingly more complex user processes.

APPENDIX A

ISIS-II TO CP/M-86 TRANSFER

I. PRE-POWER-ON CHECKS

- A. SBC configured for CP/M-86 cold boot is in MULTIBUS odd slot and no other clock master SBC is installed.
- B. REMEX controller is in MULTIBUS, and properly connected to REMEX drive.
- C. If MICROPOLIS hard disk is to be used, ensure that it is connected to clock master SBC.
- D. Ensure 32K shared memory module is installed.
- E. Connect RS232 transfer cable between J2 on SBC, and 2400 baud CRT port of the MDS system. If this cable has a 'null modem' switch on it, set it to "null modem". This transposes wires 2 and 3. The switch may be marked "computer to computer" and "computer to terminal". Set to "computer to computer".
- F. Connect any CRT to the 9600 band TTY port of the MDS system. Ensure CRT is set to 9600 band.
- G. A CRT will be connected to the SBC after the loading is completed, and should have an RS232 cable hooked to the serial port. The CRT connection should lead to a flat 25 wire ribbon and J2 connector so it can eventually be hooked to the SBC's serial port.

II. POWER ON PROCEDURES

- A. Turn the power-on key to ON position at MULTIBUS frame.
 - B. Press RESFT near power-on key.
 - C. If needed apply power to MICROPOLIS hard disk.
- D. Apply power to REMEX disk system. After system settles, put START/STOP switch in START position. Following a lengthy time-out period, the FEADY light on the front of the REMEX disk system will illuminate, and the system is ready.
 - F. Insert the boot disk into drive B.
 - F. Apply power to the CRT.
 - G. Power up the MDS disk drive.
 - H. Power up the MDS terminal.
 - I. Turn power-on key to ON at MDS CPU.

III. BOOT UP MDS

- A. Place diskette with executable modules and SFC861 in arive \emptyset .
- B. Push upper part of boot switch ir (It will remain in that position).
 - C. Press reset switch and then release it.
- D. When the interrupt light #2 lights on the front panel, press space bar on the console device.
- F. Reset the boot switch by pushing the lower part of the switch.

F. ISIS-II will armounce itself and give the '-' prompt.

IV. LOAD KOPE

- A. At MDS console, type 'SBC861 (CR)'.
- B. IF "*CONTROL*" appears, SBC was not able to set its band rate. Press RESET on MULTIPUS frame and try again.
- C. If 'Bad EMDS connection' appears, you will not be able to continue. Check connectons. Make sure diskette is not write protected. Push RESET at frame. Try again.
 - D. SRC861 will announce itself and prompt with ".".
- E. Type 'I KORE(cr)'. Wait for ".". At this point the KORE module has been loaded into the SBC memory, and into the common memory board.

V. SAVING KORF TO CP/M-86 FILE

- A. Leaving the SBC861 process active on the MDS system, disconnect the RS232 J2 connector at the SBC, and connect the terminal prepared earlier.
- B. At the newly connected terminal type "GFFD4:4<cr>". The CRT will not echo this entry. Respond to the cues that follow as required until CP/M-86 is up.
- C. Now enter DDT86. At this point KORE, CP/M-86, and DDT86 all are resident in the SPC memory and in the 32K shared memory board.
- D. Using DDT86 commands, reposition the parts of KORE required so that the code can be saved into one file. Data

necessary to determine the initial locations of the code is found in KORF.MP2. The DDT86 instructions used for the current KORE.OPS and KORE.TRC files follows:

*** KORE.OPS ***

MB70:0,1000.480:0 *** Move, starting at address B70:0, 1000 bytes of code (main part of KORE) to new start address 480:0.

M439:0,80,590:0 *** Move, starting at address 439:0, 80 bytes of code (initialization module) to new start address 580:0 (following main part as moved above).

ME530:0,800,588:0 *** Move, starting at address E530:0. 800 bytes of code (GLOBAL memory) to new start address 588:0 following initialization module).

WKORE.OPS.480:0,1880 *** Write to the default disk a file called KORE.OPS starting at address 480:0 and containing 1880 bytes.

辛辛辛 KORE TRC 辛辛辛

MACO:0,1000,480:0 *** Move, starting at address ACO:0, 1000 bytes of code (main part of KORE) to new starting address 480:0.

M439:0,80.640:0 *** Move, starting at address 439:0, 80 bytes of code (initialization module) to new starting address 640:0 (following main part of KORE).

ME530:0,800.648:0 *** Move, starting at address E530:0, 800 bytes of code (GLOBAL memory) to new starting address 648:0 (following main KORE & initialiaztion module). WKORE.TRC,480:0,2480 *** Write to the default disk a file called KORE.TRC starting at address 480:0 and containing 2480 bytes.

NOTE: The main KORE module, the initialization module, and GLOBAL memory are located to separate parts of the SEC by the MCORTEX loader. The system used requires that these modules be saved into the file in 128 byte blocks. Further, any change in the number of 128 byte blocks occupied by each must be reflected in the MCORTEX loader code.

APPENDIX B

DEBUGGING TECHNIQUES

DDT86 [Ref. 13] is the primary debugging tool used in software product development in the AEGIS Simulation Laboratory. This debugger allows the user to test and debug programs interactively in a CP/M-86 environment. Far from being a high level debugging tool, DDT86 nevertheless provides the user with the ability to interactively enter assembly language statements, display the contents of memory, trace program execution, and utilize other commands to provide software development assistance.

The use of DDT86 in the development of the NI3010 Device Driver and Packet Processor was invaluable. Ethernet Request Packets could be interactively written to shared memory and the response of the Driver was easily monitored from the same terminal. Breakpoints can be set in processes and the execution of a single board computer will continue until the breakpoint is reached. A process can block and when scheduled next, by a kernel of MCORTEX, the CPU will break at the setpoint.

A particularly valuable feature, that unfortunately is unavailable in DDT86, is that of a watchpoint. A watchpoint is defined here as a location that a debugger would monitor and inform the user when an executing program has made an attempt to execute an instruction at that location. This

feature can be emulated under DDT86 by using the "A" command (enter assembly language statements) to enter an INT 3 (interrupt 3) command. What the user does not get, however, is a history of the instructions that got the CPU to this execution point. In a single step trace this is not a problem, but execution at near real-time is. In highly modular software, such as MCORTEX, the single step trace through levels of procedure calls can be an extremely laborious task.

In situations where the state of the CPU does not appear consistent with the executing software, and the reliability of the hardware is questionable, there are few acceptable alternatives to using a digital logic analyzer. The Paratronics 532 is the logic analyzer used extensively in the AEGIS Simulation Laboratory.

APPENDIX C

MCORTEX LOADER

This file is assembled using the PASM86 assembler [Ref. 18]. After linking, when invoked as a transient command from the CCP level of CP/M-86, this file will interactively allow the loading of a CMD file containing a MCORTEX process or multiplexed MCOPTEX processes. Cnly the first real processor entering the MCORTEX environment is to specify that GLOBAL data is to be loaded. Conditional assembly features pervade this code to allow either MCORTEX or MXTRACE (the diagnostic version) to be loaded. The conditional switch is called "MCORTEX", which is set equal to one (or TRUE) when the MCORTEX version of the loader is to be assembled. The use of the MCORTEX or MXTRACE LINK86 input option files (APPENDIX F) determine which transient command is generated.

```
; * MCORTEX / MXTRACE File TEX/TRC.A86 Brewer 24 AUG 84
* This program loads the MCORTEX operating system from
** disk into the current CP/M environment. The system */
; * memory space is reserved using CP/M memory management */
* functions. Since INITIALPROC must be overwritten by
; * the user INITIALPROC, the memory it occupies is not
                                                   */
;* reserved. The portions loaded into the interrupt
; * area and into shared memory (ie. GLOBALMODULE) are in */
;* areas not managed by CP/M and are thus protected from */
;* user overwrite when using PLI CMD files. Conditional */
;* assemblies allow assembly of either MCORTEX or MXTRACE*/
;* depending on the value assigned to MCORTEX at the
; * beginning of the code. Nine such conditional
                                                   */
; * assembly statements are included.
DSEG
           ORG
                MODODH
; *** MCORTEX / MXTRACE SELECTION ***************************
                        EQU Ø : *** SET TO ZERO FOR
MCORTEX
                              **** MXTRACE
**** ADDRESS CONSTANTS ********************
                                     : *** FILE CONTROL
FCB
                        EOU ØØ5CH
                        FOU 005DH : *** BLOCK
FCB NAME
FCB EXTENT
                       EQU 0068H
FCB CR
                        EQU 007CH
                       EQU ØØ11H ;*** INTERRUPT CODE
INT ADD CS
INTRPT OFFSET
                                   *** SEGMENT AND
                       EQU ØØ33H
IF MCORTEX
INTRPT CS
                       EOU ØC4BH : キャキ リECTOR
ELSE
INTRPT_CS
                        FOU ØC4FH
                                   :#### 1 #### <----
ENDIF
**** PUPE NUMBER CONSTANTS ********************
EIGHTH K
                        EQU 0080H
IF MCORTEX
NUM KORE BLOCKS
                       EQU 0020H
ELSE
NUM KORE BLOCKS
                        EQU 0038H ;#### 2 #### <----
ENDIF
NUM GLOPAL BLOCKS
                       EQU ØØ1ØH
                        EQU 'Ø'
ASCII Ø
```

```
EQU '9'
ASCII 9
                              'A'
ASCII A
                          EQU
                          EQU (Z)
ASCII Z
                          EQU '/'
SLASH
                          EQU ':'
COLON
                          EQU ' '
SPACE
                          EQU '.'
PERIOD
                          EQU ØØØDH
CR
LF
                          EQU ØØØAH
**** CONTFOL TRANSFER CONSTANTS ****************
IF MCORTEX
KORE SP
                          EQU 0075H
KOPE SS VAL
                          EQU ØC55H
KORE DS VAL
                          EQU ØC49H
ELSE
                          EQU 0075H
                                      ;#### 3 #### <----
KORE SP
                          EOU ØC5BH
                                     ;#### 4 #### <----
KORE SS VAL
                                      :#### 5 #### <----
KORE DS VAL
                          EQU ØC2CH
ENDIF
· 本本本 CP/M FUNCTION CONSTANTS 本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本
CPM BDOS CALL
                          EQU 224
SYSTEM RESET
                          EQU ØØØØH
CONSOLE OUTPUT
                          EQU 0002H
READ
                          EQU ØØØAH
PRINT STRING
                          EQU 0009H
OPFN FILE
                          EQU ØØØFH
READ SEQUENTIAL
                         ЕОИ ØØ14Н
SET DMA OFFSET
                         FOU ØC1AH
SET DMA BASE
                          EQU ØØ33H
ALLOC MEM ABS
                          EQU 0038H
FREE ALL MEM
                         FQU ØØ3AH
PROGRAM LOAD
                          EQU ØØ3BH
NOT FOUND
                          EQU ØØFFH
IN STRING
                          DB 15
                          RB 16
NO FILE MSG DB 'KORE NOT ON DEFAULT DRIVE$'
NO IN FILE MSG DB 'INPUT FILE NOT ON DESIGNATED DRIVES'
NO_MEMORY_MSG PB 'UNABLE TO ALLOCATE MEMORY SPACE FOR'
DB 'MCORTEX$'
FILE FORM ERR MSG DP 'INCORRECT FILE FORMAT - TRY AGAINS'
START MSG DB 'MCORTEX SYSTEM LOADER *** ON LINE$'
```

```
P_NAME_MSG DB CR.LF,LF, 'ENTER PROCESSOR FILE NAME: ', CR, LF
          DB 's
GLOBAL Q MSG DB CR.LF.LF, LOAD GLOBAL MEMORY? , CR.LF
GM2 MSG DF 'Y' TO LOAD. <RETURN> IF NOT'.CR.LF.'$
《辛辛辛 CAUTION 李辛辛 CAUTION 李辛辛 CAUTION 李辛辛 CAUTION 李辛辛辛李辛辛辛
**** The following five lines of code should not be
**** separated as this program assumes they will be
                                                     ポポポ/
                                                    ***/
;*** found in the order shown. The code is used for
;*** memory allocation and as a pointer to KOFE.
ና ጽዋጽ CAUTION ጽዋጽ CAUTION ጽጽዌ CAUTION ጽጽዌ CAUTION ጽጽሞጽዋቸችችችች
                                             :*** CAUTION
KORE START
                          DW 0036H
IF MCORTEX
                                             :*** CAUTION
KORE1 BASE
                          DW ØB7ØH
ELSE
KORE1 BASE
                          DW ØACØH :#### 6 #### <----
ENDIF
KOPE
                   EQU DWORD PTR KORE START ;*** CAUTION
IF MCORTEX
KORE1 LENGTH
                          DW 0100H
                                             : 本本本 CAUTION
ELSE
KORE1_LENGTH
                         DW Ø1CØH :#### 7 #### <----
ENDIR
                                             : ** CAUTION
KORE1 M EXT
                         DB Ø
IF MCORTEX
KORE NAME
                         DB KOFE
                                     OPS'
ELSE
                                     TRC';### 8 ### <--
KORE NAME
                          DB 'KORE
ENDIF
                          DW ØE53ØH ; *** GLOBAL MEMORY
KORFZ BASF
INTERRUPT VECTOR
                          DW INTRPT OFFSET.INTRPT CS
INT VECTOR ADD
                          DW INT ADD CS
                            ;*** INITIALIZATION
INIT OFFSET
                   DW 0000H
INITBASE
                            **** ROUTINE PARAMETERS
                   DW 0439H
IF MCORTEX
                   DW ØC65H ;*** FOR DYNAMIC ASSIGNMENT
INIT DS SEG
ELSE
INIT DS SEG
                                   ;#### 9 #### <-----
                   DW 3C6BH
ENDIF
INIT DS OFFSET
                   DW 0068H ; *** WHEN USER INITIALIZATION
INIT IP OFFSET
                   DW ØØ74H ;*** IS INDICATED
**** CONTROL TRANSFER VARIABLES ***************************
KORE SS
                          DW KORE SS VAL
```

```
MCCRTEX LOADER CSEG
CALL CLR_SCREEN ;*** SCPFFN CONTROL & LOG ON CALL MCORTEX LOAD ;*** MESSAGES
CALL MCORTEX LOAD
CALL CLR SCREEN
                     : 水水水
                     : *** INITIALIZATION
CLD
                    * * * * *
PUSH AX
·李春春 GET LOAD GLOBAL INDICATOR 李春春春春春春春春春春春春春春春春春春春春春春春春春春春春春春春春
                      :本本本 ASK IF GLOBAL TO BE LOADED
CALL IN GLOBAL
MOV DX, OFFSET IN STRING ; *** GET FUFFER LOCATION
                      **** CP/M PARAMETER
MOV CL.READ
INT CPM BDOS CALL ;*** GET INDICATER
GEN KORE FCB:
MOV BX.10
                      ; *** MOVE 11 CHARACTERS
MOV SI, OFFSFT KORE NAME ;*** POINT TO KORE NAME
MOV DI. FCB NAME
                      ; *** POINT TO FCB NAME
MOV KORE:
MOV AL, [SI+BX]
MOV [DI+BX], AL
                      : 本本本 GET CHARACTER
                      ;*** STORE CHARACTER
DEC BX
JGE MOV KORF
**** OPFN KORE.OPS FILE ON DEFAULT DISK **************
OPEN KORE:
MOV CL, OPEN FILE
                               ; ** CP/M PARAMETER
MOV DX, FCB
                               ;*** CP/M PARAMETER
                               ; *** OPEN FILE
INT CPM PDOS CALL
CMP AL, NOT FOUND
                              ; *** FILE FOUND?
JNE PROCESS KORE
                               :*** FILE FOUND! CONTINUE
JMP NO_FILE
                               ;*** GO INDICATE ERROR
PROCESS KORE:
MOV DI, Ø
                               : *** START WITH REC ZERO
MOV FCB CR[DI],DI
MOV CL, FREE ALL MEM
INT CPM_BDOS_CALL
MOV CL, ALLOC_MEM_ABS

;*** CP/M PARAMETER

;*** CP/M PARAMETER
MOV DX, OFFSET KORE1_BASE
                          ; *** CP/M PARAMETER
                          **** ALLOCATE MEMORY
INT CPM BDOS CALL
```

```
CMP AL, NOT_FOUND ;*** MEMORY AVAILABLE?
JNE LOAD_MCORTEX ;*** MEMORY AVAILABLE! CONTINUE
JMP NO_MEMORY_ALLOC ;*** GO INDICATE EEROP
**** LOAD MCORTEX CODE *************************
LOAD MCORTEX:
                             ; *** SET DEST. OFFSET
MOV DI.Ø
MOV BP, NUM KORE BLOCKS
                             *** SET BLOCK COUNTER
MOVE KORE LOOP:
                         ; *** CP/M PARAMETER
MOV DX.FCB
MOV CL.READ SEQUENTIAL ;*** CP/M PARAMETER
INT CPM BDOS CALL
                             ;*** READ IN 128 FYTES
                             ; *** SET DESTINATION SEGMENT
MOV ES . KORE1 BASE
                             ;*** SET BYTE COUNT
MOV CX.EIGHTH K
MOV SI.CX
                             :*** SET SOURCE OFFSET
REP MOVSB
                             ;≄本本 MOVE 128 BYTES
                             ; *** DEC BLOCKS TO MOVE
DEC BP
                             ; ** IF NOT DONE, DO AGAIN
JNZ MOVE KORF LOOP
; ** LOAD INITIALIZATION MODULE *****************************
                             ;*** SET DEST. OFFSET
MOV DI, INIT OFFSET
                            ; *** CP/M PARAMETER
; *** CP/M PARAMETER
MOV DX.FCB
MOV CL, READ SEQUENTIAL
                             ; *** READ IN 128 BYTES
INT CPM EDOS CALL
MOV ES, INIT BASE
                             ;*** SET DESTINATION SEGMENT
MOV CX. EIGHTH K
                             **** SET BYTE COUNT
MOV SI.CX
                             *** SET SOURCE OFFSET
                              **** MOVE 128 BYTES
REP MOVSB
JZ INSTALL_INTERRUPT ;*** SHOULD GLOBAL BE LOADED?
                             :本本本 SET DEST. OFFSET
MOV DI.Ø
MOVE GLOBAL LOOP:
                             ; *** CP/M PARAMETER
MOV DX.FCF
MOV CL.READ SEQUENTIAL
                             ; *** CP/M PARAMETER
INT CPM_BDOS_CALL
                             :*** READ 128 BYTES
                             ; *** NO MORE DATA?
TEST AL. AL
JNZ INSTALL_INTERRUPT
                             ;*** NO. SO GO ON
MOV ES, KOHEZ BASE
                             ;*** SET DEST. SEGMENT
MOV CX, FIGHTH K
                             :*** SET BYTE COUNT
MOV SI.CX
                             **** SET SRC. OFFSET
REP MOVSB
                             ;*** MOVE 128 BYTES
JMP MOVE GLOBAL LOOP
                             ;冷水水 IF NOT DONE, DO AGAIN
; ** INITIALIZE INTERRUPT VECTOR ************************
```

INSTALL_INTERRUPT:
MOV ES, INT_VECTOR_ADD

; *** SET DESTINATION SEGMENT

```
MOV DI.0
                                  : *** SET DEST, OFFSET
MOV SI.OFFSET INTERRUPT_VECTOR ; *** SRC. OFFSET
                                  : 注水水 2 WOPDS TO MOVE
MOV CX.2
REP MOVS AX, AX
                                  : *** MOV TWO WORDS
**** PEAD IN A FILE NAME ************************
READ A NAME:
CALL PROCESSOR NAME

MOV DX, OFFSET IN STRING

MOV CL, READ

;*** MSG TO INPUT A FILE NA

;*** DX <--- BUFFER LOCATION

;*** CPM PARAMETER
                                ;*** MSG TO INPUT A FILE NAME
INT CPM BDOS CALL
                                 · *** GFT A FILE NAME
·*** SET FCF DRIVE DESIGNATION *****************************
                     ;*** SET DESTINATION INDEX TO ZERO
MOV DI.Ø
CMP IN STRING+3, COLON ;*** IS DRIVE DESIGNATED?
JE SET_DRIVE ;*** IF YES, PUT DRIVE IN FCB MOV FCB[DI],DI ;*** SET DEFAULT DRIVE
MOV SI.2
                    ;*** 3RD PCSIT IN STRING. IS 1ST LETTER
JMP FORM FCP
SET DRIVE:
MOV AL, IN STRING+2 ; *** GET DRIVE LETTER
AND AL, 5FH ; *** CONVERT TO UPPER CASE
                    ;*** CONVERT TO A BINARY NUMBER
SUB AL.40H
MOV FCB[DI] . AL ;*** SET DRIVE
AND AL. ØFØH
                     : *** LIMIT LINE DRIVE TO A THROUGH O
TEST AL.AL
JNZ INPUT EPROR B
MOV SI.4
                    ; *** 5TH POSIT IN STRING IS 1ST LETTER
**** INITIALIZE FILE CONTROL BLOCK *********************
FORM FCB:
MOV BX, ØAH
                         **** FILL FCB NAME WITH SPACES
                         ****
MOV AL. SPACE
FILL SPACES:
                         : ***
MOV FCB NAME[BX], AL
DEC BX
                         * **
                         ****
JGE FILL SPACES
MOV FCB_CR[DI].DI ;*** NEW FILE CURRENT RECORD IS ZERO MOV FCB_EXTENT[DI].DI ;*** NEW FILE CURRENT EXTENT IS ZERO
;*** INSTALL FILE CONTROL BLOCK NAME *******************
NAME LOOP:
MOV AL, IN_STRING[SI] ; ** GET A CHARACTER
CMP AL.PERIOD
                        *** START TYPE ?
JNE FCB CONT 1 ;*** IF NO. CONTINUE
```

```
MOV DI.8
                      ; *** IF YES. DJUST DFSTINATION
JMP FCB CONT 2
                     **** AND CONTINUE
FCB CONT 1:
CALL VALID INPUT
                      **** CHYCK FOR LETTER OR NUMBER
                      * * * *
TEST AX.AX
JE INPUT FRROR B
                      ****
                      *** MOVE CHARACTER INTO FCB
MOV FCB NAME[DI].AL
MOV AX, SI
                      :*** IS THIS LAST CHARACTER?
                      ****
CMP IN STRING+1.AL
JB OPEN PROCESSOR
                      ; *** IF YES, LOAD THE FILE
                      ;*** IF NO. ADJUST FOR NEXT LETTER
INC DI
FCB CONT 2:
                      :*** AND GO AGAIN
INC SI
                      * * * *
JMP NAME LOOP
EXIT ROUTINE B:
                     **** BRIDGE TO EXIT BOUTINE
JMP EXIT ROUTINE
INPUT ERROR B:
JMP INPUT ERROR ;*** BRIDGE TO INPUT ERROR
《本本本 OPEN THE PROCESSOR FILE 本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本
OPEN PROCESSOR:
MOV DX. FCB
                      ;*** CP/M PAPAMETER
                      : *** CP/M PARAMETER
MOV CL, OPEN FILE
INT CPM BDOS CALL
                      ;*** OPEN THE FILE
CMP AL. NOT FOUND
                      :*** WAS FILE ON DISK
JNE LOAD PROCESSOR
                      ;*** IF YFS, GO LOAD THE FILE
                      *** IF NO. SIGNAL ERROR
JMP NO INPUT FILE
LOAD PROCESSOR:
MOV DX.FCP
                      :*** CP/M PARAMETER
                      :*** CP/M PARAMETER
MOV CL, PROGRAM LOAD
INT CPM BDOS CALL
                      **** LOAD THE FILE
                      **** DATA SEGMENT IN AX
《本本本 SET UP THE INITIALIZATION STACK 本本文本本本本本本本本本本本本本本本本本本本本本本本
ႏ፞፞፞፞ቝ፞ቝ፞ቝ CAUTION ፟ቝቝቝ CAUTION ፟ቝቝቝ CAUTION ፟፟ቝቝቝ CAUTION ፟ቝቝቝቝቝቝቝ
                                                        ***/
;*** This code is highly dependent upon Input of PL/I
                                                        本本本/
;*** CMD file with CS header first and data header
;*** second. This is the normal situation and should ***/
                                                        ***/
;*** cause no difficulty. Also this code is highly
;*** dependent upon the location of the initialization ***/
                                                        ***/
;*** module stack and the location of the DS and IP
**** values within that stack. Changes in stack
**** location or organization should be reflected here.***/
*** CAUTION *** CAUTION *** CAUTION *** CAUTION ****
```

EXIT ROUTINE:

```
: *** POINT TO INIT STACK
MOV ES.INIT DS SEG
MOV ES, INIT DS SEG ;*** POINT TO INIT STACK MOV FX, INIT DS OFFSET ;*** POINT TO DS ON STACK
MOV ES: [BX].AX
                           : *** INSTALL NEW INIT DS
MOV DX. Ø
                           ; *** SET NEW IP VALUE
                           :*** POINT TO IP ON STACK
MOV BX.INIT IP OFFSET
MOV ES: [BX].DX
                           : *** INSTALL NEW INIT IP
MOV CL, SET DMA BASE
                           : *** CP/M PARAMETER
                           :*** SET BASE PAGE
MOV DX.AX
INT CPM_BDOS_CALL
MOV CL,SET_DMA_OFFSFT
                           :冷水本 SET DMA BASE
                           : *** CP/M PARAMETER
                           *** GET OFFSET
MOV DX.EIGHTH K
                           ;*** SET DMA OFFSET
INT CPM BDOS CALL
; 本本本 TRANSFER CONTROL TO MCORTEX 本本本本本本本本本本本本本本本本本本本本本本本本本本本本本
MOV SP.KORE SP
                                  **** KORE STACK POINTER
                                  :*** KORE STACK BASE
MOV BP.SP
MOV SS.KORE SS
                                   ; *** KORE STACK SEGMENT
                                  :*** GET DATA SEGMENT
MOV AX.DS
                                  ;*** POINT ES TO DS
MOV ES.AX
MOV DS.KORE DS
                                  :*** KORE DATA SEGMENT
JMPF ES:KORE
                                   : *** JUMP TO MCORTEX
*本本本 VALID CHAPACTER FOR FILE NAME CHECK 本本本本本本本本本本本本本本本本本本本本
VALID INPUT:
CMP AL.SLASH
JE IS VALID
                     **** IS THE CHARACTER A NUMBER
CMP AL. ASCII Ø
                      ****
JB NOT VALID
                      * * * * *
CMP AL, ASCII 9
JBE IS VALID
                      ****
AND AL.5FH
                      ;*** CONVERT CHAPACTER TO UPPER CASE
CMP AL, ASCII A
                      :*** IS THE CHARACTER A LETTER
                      ****
JB NOT VALID
CMP AL, ASCII Z
                      ***
                      ****
JEE IS VALID
NOT VALID:
                     *** INDICATE BAD CHARACTER
MOV AX. @
IS VALID:
RET
                      : ** CHARACTER OK
NO FILE:
CALL CLR SCREEN
MOV DX, OFFSET NO FILE MSG ;*** PTR TO MSG
                             :*** PUT MSG
JMP MSG OUTPUT
NO MEMORY ALLOC:
CALL CLR SCREEN
MOV DX, OFFSET NO MEMORY MSG ; *** PTR TO MSG
```

```
MSG OUTPUT:
                             ; *** CP/M PARAMETER
MOV CL. PRINT STRING
INT CPM BDOS CALL
                             : *** SEND CHAP TO CONSOLE
CALL CLR SCRFEN
                             **** CP/M PARAMETER
MOV CL.SYSTEM RESET
                             :*** RELEASE MEMORY
MOV DL. @
INT CPM BDOS CALL
                             : 中本本 EXIT TO CP/M
**** SCPEEN CONTROL **********************
CLR SCREEN:
MOV CL, CONSOLE OUTPUT ; *** ISSUE CARRIAGE RETURN
                         ***
MOV DL. CR
                         : ***
INT CPM_BROS_CALL
MOV DI. OCH
                         ;*** ISSUE 12 LINE FEEDS
LINE FEED:
MOV DL.LF
                         * 0%0%0%
                         * ** ** *
MOV CL, CONSOLE OUTPUT
                         * ***
INT CPM BDOS CALL
                         ু খংখংখং
DEC DI
                         * ***
JNE LINE FEED
RET
SEND MSG:
MOV CL, PRINT_STRING ; *** CP/M PARAMETER
INT CPM BDOS CALL
                         : *** PRINT A STRING TO CONSOLE
RET
; *** NON ABORT MESSAGES ********************
MCORTEX LOAD:
MOV DX, OFFSET START MSG
CALL SEND MSG
RET
PROCESSOR NAME:
MOV DX, OFFSET P NAME MSG
CALL SEND MSG
RET
IN GLOBAL:
MOV DX, OFFSET GLOBAL_O_MSG
CALL SEND MSG
BET
INPUT ERROR:
CALL CLR SCREEN
MOV DX, OFFSET FILE FORM ERR MSG
JMP EXIT FRR
NO INPUT FILE:
```

CALL CLR_SCREEN
MOV DX.OFFSET NO_IN_FILE_MSG
FXIT_ERR:
CALL SFND_MSG
CALL CLR_SCREEN
JMP READ_A_NAMF

END

APPENDIX D

GATE MODULE SOURCE CODE

SYSDEF.PLI and GATEM/T.A86 files are contained in this appendix. PL/I-86 entry variables in SYSDEF.PLI provide a "gateway" to the MCORTEX (kernel) supervisor via GATEMOD or GATETRO. Also contained in SYSDEF.PLI are constant (or symbolic) definitions that are used by the demonstration processes contained in Appendix E. Note that system reserved constants, used by MCORTEX kernels and the NI3010 Driver and Packet Processor are also contained in this file.

GATEM/T.A86 is assembled, and as a relocatable object file, is linked with MCORTEX processes to set up the PL/I-86 to PL/M-86 parameter passing interface.

A conditional assembly switch "GATEMOD" allows for assembly of a GATEMOD or GATETRC version.

```
/** SYSDEF FILE: SYSDEF.PLI David J. BREWER
                                       1 SEP 84 **/
/** This section of code is given as a PLI file to be
/** %INCLUDE'd with MCORTEX user programs. ENTRY
                                              **/
                                               **/
/** declarations are made for all available MCORTEX
/** functions.
                                               非常/
DECLARE
    advance FNTRY (BIT (8)).
      /* advance (event_count_id) */
    await ENTRY (BIT (8), BIT (16)),
      /* await (event count id, awaited value) */
    create evc ENTRY (BIT (8)).
      /* create evc (event count id) */
    create proc ENTRY (BIT (8), BIT (8),
                    PIT (16), BIT (16), BIT (16),
                    BIT (16), BIT (16), BIT (16)),
      /* create_proc (processor_id, processor_priority,*/
/* stack_pointer_highest, stack_seg, ip */
      10%
                code seg, data seg, extra seg)
    create seg ENTRY (PIT (8)).
      /* create seq (sequence id) */
    preempt ENTRY (FIT (8)).
      /* preempt (processor id) */
    read ENTHY (BIT (8)) FETURNS (BIT (16)).
      /* read (event count id) */
      /* RETURNS current event count */
     ticket FNTRY (PIT (8)) RFTURNS (FIT (16)).
      /* ticket (sequence id) */
      /* FFTURNS unique ticket value */
    define cluster ENTRY (bit (16)),
      /* define_cluster (local_cluster_address) */
    distribution_map ENTRY (bit (8), bit (8), bit (16)),
    /* distribution map (distribution type, id,
                     cluster addr)
```

```
add2bit16 ENTRY(BIT(16).BIT(16)) RETURNS (BIT(16));
     /* add2bit16 ( a_16bit_#, another_16bit #) */
     /* PETURNS a 16bit # + another 16bit #
%replace
            *** EVCSID'S ***
                                               */
          (1) USFR
                            by '01'b4.
     TRACK IN
     TRACK_OUT
                           by '02'b4,
by '03'b4,
by '04'b4,
    MISSILE ORDER IN
MISSILE ORDER OUT
      /* (2) SYSTEM
                                                       */
                             by 'fc'b4.
     ERB READ
     ERB WRITE
                       by 'fd'b4.
           *** SEQUENCER NAMES ***
          (1) USER
                                                      */
      /* (2) SYSTEM */
    EPB WRITE REQUEST by 'ff'b4.
        *** SHARED VARIABLE POINTERS ***
         (1) USER
                                                     */
     /* (2) SYSTEM */
     block_ptr_value by '8000'b4, xmit_ptr_value by '8078'b4,
                             by '8666'b4.
     rcv ptr value
                             by 'FFFF'b4;
     END RESERVE
```

```
;* This module is given to the user in obj form to link
; with his initial and process modules. Any changes to
                                                        */
* user services available from the OS must be reflected
;* here. In this way the user need not be concerned with
                                                        */
:☆ actual GATEKEEPER services codes. Two lines of code
                                                        #/
                                                        */
;* are contained in conditional assembly statements and
                                                        * /
;* control the output to be GATEMOD or GATETEC depending
* on the value of GATEMOD at the code start.
                                                        */
                                                         * /
;* This module reconciles parameter passing anomalies
                                                        */
:* between MCORTEX (written in PL/M) and user programs
                                                        */
                                                        */
* (written in PL/I).
                                                         */
:* All calls are made to the GATEKEEPER in LEVEL2 of the
;* OS. The address of the GATEKEEPER must be given below.*/
;* The ADD2BIT16 function does not make calls to MCORTEX.
;* It's purpose is to allow the addition of two unsigned
* 16 bit numbers from PL/I programs.
DSEG
GATEMOD EQU Ø ;*** SET TO ZERO FOR GATETRO
             :*** SET TO ONE FOR GATEMOD
PUBLIC ADVANCE
                   ; ** THESE DECLARATIONS MAKE THE
PUBLIC AWAIT
                   ; *** GATEKEEPER FUNCTIONS VISIBLE
PUBLIC CPEATE EVC
                   *** TO EXTERNAL PROCESSES
PUBLIC CREATE PROC
PUBLIC CREATE SEQ
PUBLIC PREEMPT
PUBLIC READ
PUBLIC TICKET
PUBLIC DEFINE CLUSTER
PUBLIC DISTRIBUTION MAP
PUBLIC ADD2BIT16
AWAIT IND EQU Ø
                       ; *** THESE ARE THE IDENTIFICATION
ADVANCE IND EQU 1
                       ; ** CODES FECOGNIZED BY THE
CREATE FVC IND EQU 2
                       :本本本 GATEKFEPER IN LEVEL II OF
CREATE SEQ IND EQU 3
                      **** MCOPTEX
TICKET IND EQU 4
READ IND EQU 5
CREATE PROC IND EQU 6
PREEMPT IND EQU 7
DEFINE CLUSTER IND EQU 8
DISTRIBUTION MAP IND EQU 9
IF GATEMOD
```

GATEKEEPER IP DW 0036H

```
GATEKEEPER CS DW ØBADH
ELSE
GATEKEEPER_IP DW 0068H ;#### 1 #### <-----
                             $#### 2 #### <-- ----
GATEKFEPER CS DW 0B4CH
ENDIF
GATEKEFPER FOU DWORD PTR GATEKEEPER IP
CSEG
$፟፠፠፠ ለ₩ለቸዋ ፠፟፠፠ ለ₩ለቸዋ ፟፠፟፠፠ ለ₩ለቸዋ ፟፠፟፠፠ ለ₩ለቸዋ ፠፟፠፠፟፠፠፟፠፠፟ዾ/
AWAIT:
PUSH ES
MOV SI.2[BX]
                     ;SI <-- PNT TO COUNT AWAITED
MOV BX. [BX]
                      ;BX <-- PNT TO NAME OF EVENT
MOV AL. AWAIT IND
PUSH AX
                     ;N <-- AWAIT INDICATOR
MOV AL. [BX]
PUSH AX
                     ;BYT <-- NAME OF EVENT
MOV AX. [SI]
                     JAX <-- COUNT AWAITED
PUSH AX
                      :WOPDS <-- COUNT AWAITED
PUSH AX
                     ;PTR SEG <-- UNUSED WORD
PUSH AX
                     ;PTR OFFSET <--UNUSED WORD
CALLE GATEKEEPER
POP ES
RET
; *** ADVANCE *** ADVANCE *** ADVANCE *** ADVANCE *****
ADVANCE:
PUSH ES
                     ;BX <-- PTR TO NAME OF EVENT
MOV BX. [BX]
MOV AL, ADVANCE IND
PUSH AX
                     IN <-- ADVANCE INDICATER
MOV AL. [BX]
PUSH AX
                     ; BYT <-- NAME OF EVENT
PUSH AX
                      :WORDS <-- UNUSED WORD
PUSH AX
                      ;PTR SEG <-- UNUSED WORD
PUSH AX
                     ;PTR OFFSFT <--UNUSED WORD
CALLE GATEKEEPER
POP ES
RET
**** CREATE EVC *** CREATE EVC *** CREATE EVC ************
```

CREATE EVC:

PUSH ES

```
MOV BX, [BX]
                      ;BX <-- PTP TO NAME OF EVENT
MOV AL, CREATE EVC IND
PUSH AX
                      ;N <-- CREATE EVC INDICATOR
MOY AL. [BX]
PUSH AX
                      : EYT <-- NAME OF EVENT
PUSH AX
                      ; WORDS <-- UNUSED WORD
                      ;PTR SEG <-- UNUSED WORD
PIISH AX
PUSH AX
                      :PTR OFFSET <--UNUSED WORD
CALLE GATEKEEPER
POP ES
RET
*** CREATE SEQ *** CREATE SEQ *** CREATE SEQ **********/
CREATE SEC:
PUSH ES
MOV BX, [BX]
                      ;BX <-- PTR TO NAME OF SEQ
MOV AL, CREATE SEQ IND
                      ;N <-- CREATE SEQ INDICATER
PUSH AX
MOV AL, [BX]
PUSH AX
                      ;BYT <-- NAME OF SEQ
                      :WORDS <-- UNUSED WORD
PUSH AX
PUSH AX
                      ;PTR SEG <-- UNUSED WORD
PUSH AX
                      ;PTR OFFSET <--UNUSED WORD
CALLE GATEKFEPER
POP ES
RET
·*** TICKET *** TICKET *** TICKET *** TICKET ***
TICKET:
PUSH ES
PUSH ES
                      ;TICKET NUMBER DUMMY STORAGE
MOV CX.SP
                      :POINTER TO TICKET NUMBER
                      ;BX <-- PTR TO TICKET NAME
MOV BX, [BX]
MOV AL, TICKET IND
PUSH AX
                      ;N <-- TICKET INDICATER
MOV AL. [BX]
PUSH AX
                      ;BYT <-- TICKET NAME
PUSH AX
                      ;WORDS <-- UNUSED WORD
PUSH SS
                      ;PTR SEG <-- TICKET NUMBER SEG
PUSH CX
                      ;PTR OFFSET <-- TICKET NUMBER POINTER
CALLF GATEKEFPFR
POP BX
                     RETRIEVE TICKET NUMBER
POP ES
```

RET

```
READ:
PUSH ES
PUSH ES
                    ; EVENT COUNT DUMMY STORAGE
MOV CX.SP
                     : POINTER TO EVENT COUNT
                     ; BX <-- PTR TO EVENT NAME
MOV BX, [BX]
MOV AL, READ IND
PUSH AX
                      :N <-- READ INDICATER
MOV AL, [BX]
PUSH AX
                      ;BYT <-- EVANT NAME
PUSH AX
                      ;BYT <-- UNUSED WORD
PUSH SS
                      PTR SEG <-- EVENT COUNT SEGMENT
PUSH CX
                      PTP OFFSET <-- EVENT COUNT POINTER
CALLE GATEKEEPER
POP BX
                     RETRIEVE EVENT COUNT
POP ES
RET
***** CREATE PROC *** CREATE PROC *** CREATE PROC ************/
CREATE PROC:
PUSH ES
MOV SI,14[BX]
                      SI <-- PTR TO PROCESS ES
PUSH WORD PTR [SI] ;STACK PROCESS ES
MOV SI, 12[BX]
                      ;SI <-- PTR TO PROCESS DS
PUSH WORD PTR [SI]
                      STACK PROCESS DS
MOV SI, 10[PX]
                      ;SI <-- PTR TO PROCESS CS
PUSH WORD PTR [SI]
                     STACK PROCESS CS
                      ;SI <-- PTP TO PROCESS IP
MOV SI, 8[BX]
PUSH WORD PTR [SI]
                     STACK PROCESS IP
MOV SI. 6[BX]
                      ;SI <-- PTR TO PROCESS SS
PUSH WORD PTP [SI]
                      STACK PROCESS SS
MOV SI, 4[PX]
                      ;SI <-- PTR TO PROCESS SP
PUSH WORD PTR [SI]
                      STACK PROCESS SP
MOV SI, 2[BX]
                      ;SI <-- PTR TO PROCESS PRIORITY
MOV AH, [SI]
MOV SI, [BX]
                      GET PROCESS PRIORITY
                      ;SI <-- PTR TO PROCESS ID
MOV AL. [SI]
                      GET PROCESS ID
PUSH AX
                      ;STACK PROCESS PRIORITY AND ID
MOV CX,SP
                      POINTEP TO DATA
MOV AL, CREATE_PFOC_IND
PUSH AX
                      ;N <-- CREATE PROCESS IND
PUSH AX
                      ;BYT <-- UNUSED WORD
PUSH AX
                      ; WORDS <-- UNUSED WORD
PUSH SS
                      ; PROC PTR SEGMENT <-- STACK SEG
                    ; PROC_PTR OFFSET <-- DATA POINTER
PUSH CX
CALLE GATEKEEPER
ADD SP.14
                      *REMOVE STACKED DATA
```

:辛辛辛 READ 辛辛辛 READ 辛辛辛 READ 辛辛辛 READ 辛辛辛 READ 辛辛辛 READ

```
POP FS
RET
**** PREEMPT *** PREEMPT *** PRESMPT *** PREEMPT ********
PREEMPT:
PUSH ES
MOV BX, [BX]
                      ;BX <-- PTR TO NAME OF PROCESS
MOV AL, PREEMPT IND
PUSH AX
                      ;N <-- PREEMPT INDICATER
MOV AL. [BX]
PUSH AX
                      ; BYTE <-- PREEMPT PROCESS NAME
PUSH AX
                      ;WORDS <-- UNUSED WORD
                      ;PTR SEG <-- UNUSED WORD
PUSH AX
PUSH AX
                      ;PTP OFFSET <-- UNUSED WORD
CALLE GATEKFEPER
POP ES
RET
* * * *
         DEFINE CLUSTER *** DEFINE CLUSTER ***
                                                         **/
DEFINE CLUSTER:
PUSH ES
     BX, [BX]
                     BX <-- PTR TO LOCAL CLUSTER SADDR
MOV AL. DEFINE CLUSTER IND
PUSH AX
                      ;N <-- DEFINE CLUSTER IND
                      ;BYT <-- UNUSED WORD
PUSH AX
PUSH WORD PIR [EX]
                      ;WORDS <-- LOCAL$CLUSTER$ADDR
PUSH AX
                      ;PTP SEG <-- UNUSED WORD
                      ;PTR OFFSET <-- UNUSED WORD
PUSH AX
CALLE GATEKEEPER
POP
    ES
PET
****
       DISTRIBUTION MAP 本本本
                                                  25 25 25 E
                                                          **/
                               DISTRIBUTON MAP
DISTRIBUTION MAP:
PUSH ES
     SI. 4 [PX]
MOV
                      ;SI <-- PTR TO GROUP ADDRESS
PUSH WORD PTR [SI]
                     STACK THE GPOUP ADDRESS
MOV SI, 2[BX]
                      ;SI <-- PTR TO ID OF MAP TYPE
```

109

;AL <-- MAP_TYPE

POINTEP TO DATA

;SI <-- PTR TO MAP_TYPE

STACK ID AND MAP TYPE

MOV AH, [SI] MOV SI, [BX]

MOV CX, SP

PUSH AX

MOV AL, [SI]

```
MOV AL, DISTPIBUTION MAP IND

PUSH AX

;N <-- DISTRIB MAP IND

;N <-- DISTRIB MAP IND

;BYT <-- UNUSED WORD

PUSH AX
;WORD <-- UNUSED WORD

PUSH SS
;MAP PTR SEG <-- SS

PUSH CX
;MAP PTP OFFSET <-- DATA PTP

CALLF GATREFEPER

ADD SP, 4

POP ES

RET
```

*** ADD2BIT16 *** ADD2BIT16 *** ADD2BIT16 *** ADD2BIT16 **/

ADD2BIT16:

MOV SI,[BX] ;SI <-- PTR TO BIT(16)#1
MOV BX,2[PX] ;BX <-- PTR TO BIT(16)#2
MOV PX,[BX] ;BX <-- BIT(16)#2
ADD BX,[SI] ;BX <-- BIT(16)#1 + BIT(16)#2

RET

END


APPENDIX E

DEMONSTRATION PROGRAM SOURCE CODE

The model of processes that demonstrates the distributivity of MCORTEX over Ethernet is illustrated in Figure 11. The interactions that are occurring at each cluster are as follows.

Cluster 1 - The MSLRFACT (missile launcher reaction) process and TRACKER (target tracking) process get a ticket through the kernel (SYSTEM\$IO) to write to the Ethernet Request Block. This corresponds to user transparent simultaneous requests for Ethernet access. The NI3710 Driver and Packet Processor is processing Ethernet Request Packets and Ethernet packets. All processes are competing for access to GLOBAL data via the kernel.

Cluster 2 - the MSLOPDER (generates missile orders) and TRKRPRT (track reporting) processes are multiplexed on one real processor and are scheduled and blocked based on the interaction with the Cluster 1 processes. The NI3010 Driver and Packet Processor performs the same function as that in Cluster 1. The code is identical with the exception of the initialization module. Recall that this module in each cluster is responsible for the creation of eventcounts and sequencers, as well as calls to DEFINE\$CLUSTER and DISTRIBUTION\$MAP, which are cluster and eventcount-dependent (distribution of) procedures.



F.IGURE 11 - Demonstration Model

Both Clusters - there is no actual computations being done by any MCORTEX process, so Ethernet Request Packets and Ethernet Packets are being generated at the fastest possible rate. Any possible timing problems would be exposed by this demonstration process. None were noted, and the processes performed as expected.

The system console shown in Tigure 11 is used to monitor using DDT86) changes in GLCBAL data and shared memory structures. A process that automatically provides diagnostic and display support is under development for RTC STAR. This process will execute under CP/M-86 on single board computer 1 in each cluster. Source code for the demonstration model, except for Link86 input option files and the NI3010 Driver, follows. The input option files and NI3010 Driver are contained in Appendices F and F respectively.

```
MSLTINIT is the initialization module for the process
  that simulates the training of a missile laurcher as
  a result of orders received from the MSLOPDFF process *
  of Cluster 2. This module is linked as shown in
                                                   *
*
  MSLREACT.INP or LAUNCH/T.INP in Appendix F.
                                                   بيو
                                                   *
*
25
                                                   2'0
    PL/I-86 Source File Name: MSLTINIT.PLI
*********************************
msltinit:
             procedure options (main);
       %include 'sysdef.pli';
       /* begin */
         call create_proc ('02'b4, 'fc'b4, '0600'b4, '04d8'b4, '0023'b4, '04d8'b4, '04d8'b4);
         call await ('fe'b4. '01'b4);
end msltinit:
* MSLTRAIN is the main module of a process that "responds"*
* to commands issued by MSLORDER. It is a consumer of
* missile orders. It signals its use of a command by
* advancing distributed eventcount MISSILE ORDER OUT.
                                                   *
* It is linked as shown in MSLREACT.INP or LAUNCH/T.INP
* of Appendix F.
                                                   25
35
   PL/I-86 Source File Name : MSLTRAIN.PLI
*
                                                   *
*
   MCORTEX Command Module Name : MSLREACT.CMD
23
   MXTRACE Command Module Name : LAUNCH/T.CMD
                                                   22
procedure ;
msltrain:
              %replace
                                  by 32767,
by '0001'b4;
                     infinity
                     one
              %include 'sysdef.pli';
```

```
DECLARE
```

```
i fixed bin (15).
                      k bit (16) static init ('0000'h4);
               /* end DECLARATIONS */
       /* main */
       do i = \emptyset to infinity;
              k = add2bit16(k. one);
               call await (MISSILE ORDER IN. k);
              /* consume() */
               call advance (MISSILE OPDER OUT);
       end; /* do i */
end msltrain:
* TRKDINIT is the initialization module for the process
                                                      200
* TFACKER (CMD filename). It is linked as shown in
* TRACKER.INP or TRKER/T.INP of Appendix F.
                                                      ٧.
**
                                                      315
     PL/I-86 Source File Name: TRKDINIT.PLI
trkdinit:
              procedure options (main);
       %include 'sysdef.pli';
       /* be zin */
                       ('01'b4. 'fc'b4.
'0900'b4. '06ff'b4. '0023'b4.
'0439'b4, '06ff'b4, '06ff'b4);
       call create proc
       call await ('fe'b4, '01'b4);
end trkdinit;
```

```
* TRKDETECT is the main module of a producing
* that simulates the detection of tracks (air contacts)
* and advances eventcount TRACK IN to signal that the
* next iteration of track data is available. The consumer *
* process is TRKRPRT, located at Cluster 2. This module *
* is linked as shown in TRACKER.INP or TRKER/T.INP of
* Appendix F.
34
   MCORTEX Command Module Name: TRACKER.CMD
   MXTRACE Command Module Name : TRKER/T.CMD
trkdetect:
             procedure ;
              %replace
                                    by '1'b,
by '0001'b4.
                     FOREVER
                     one
                    buffer length
                                    bv 50;
              %include 'sysdef.pli';
              DECLARE
                     i fixed bin (15).
                     (k.buffer ub.buffer lb) bit (16);
              /本 end DECLARATIONS 本/
       /* main */
       do i = 0 to 32000;
       /* simulation of track input data*/
                                           */
       1%
            Input from real-time sensor here
              call advance (TRACK IN);
              buffer ub = read(TRACK IN);
              put skip(2) edit ('Eventcount value = '.
                               buffer ub)(a,b4(5));
              buffer 1b = read (TRACK OUT);
              put skip(2) edit ('Eventcount value = ',
                               buffer 1b)(a,b4(5));
```

3% 岩

3,5

*

```
if ((binary(buffer ub)-
                  binary(buffer 1b))>=buffer length) then
               do:
                       k = add2bit16(buffer lb.one);
                       call await (TRACK OUT. k);
               end:
             /* do FOREVER */
       end;
end trkdetect;
* C2UINIT is the initialization module for the Cluster 2
* processes that are multiplexed on SBC 2. This module is
* linked as shown in C2USERS.INP or C2USER/T.INP in
* Appendix F.
25
     PL/I-86 Source File Name : C2UINIT.PLI
214
                                                        *
                                                        3,5
c2 users init: procedure options (main);
       %include 'sysdef.pli';
       /* begin */
                    /* missile order */
                         '03'b4, 'fc'b4,
        call create proc
                         '0820'b4, '06ff'b4, '0029'b4, '0439'b4, '06ff'b4, '06ff'b4)
                                            '06ff'b4);
        call create proc ('04'b4. 'fc'b4.
                         '0940'b4, '06ff'b4, '00de'b4, '0439'b4, '06ff'b4, '06ff'b4);
        call await ('fe'b4, '01'b4);
end c2 users init;
```

```
and the property of the control of t
* MSLORDER is the main module of a producing process at
* Cluster 2 that simulates issuing missile orders. It
* signals the next iteration of missile orders by
* advancing eventcount MISSILE ORDER IN. The consumer is
* MSLREACT at cluster 1. This module is linked as snown
* in C2USFRS.INP or C2USER/T.INP in Appendix F.
                 PL/I-86 Source File Name: MSLORDER.PLI
                 Contained in :
4
                         MCORTEX Command Module Name : C2USERS.CMD
                         MXTRACE Command Module Name: C2USER/T.CMD
mslorder: procedure;
                                             %replace
                                                                                                                  by 32767,
                                                                infinity
                                                                                                                 by '0001'b4,
                                                                    one
                                                                    buffer length
                                                                                                                bУ
                                                                                                                            50;
                                             %include 'sysdef.pli';
                                             DECLARE
                                                                    i fixed bin (15).
                                                                    (k.buffer ub.buffer_lb) bit (16);
                                              /* end DECLARATIONS */
                       /* main */
                       do i = \emptyset to infinity;
                       /* simulation of missile order */
                                              call advance (MISSILF ORDER IN);
                                              buffer ub = read 'MISSILE ORDER IN);
                                             put skip(2) edit ('Eventcount value = '.
                                                                                                   buffer_ub)(a,b4(5));
                                             buffer 1b = read (MISSILE ORDER OUT);
                                              put skip(2) edit ('Eventcount value = '
                                                                                                   buffer 1b)(a,b4(5));
```

360

χ:

ببو

*

*

3,5 岩

* * *

3,4

::5

```
binary(buffer lb\overline{)})>=buffer length) then
              do:
                     k = add2bit16(buffer lb.one);
                     call await (MISSILE ORDER OUT, k);
              end:
       end; /* do i */
end mslorder;
* TRKRPRT is the main module of a process at Cluster 2
* that simulates the consumption of track detection data.
It signals its consumption by advancing eventcount
* TFACK OUT. This module is linked as shown in
                                                     2,0
                                                     *
* C2USERS.INP or C2USER/T.INP of Appendix F.
                                                     *
                                                     zk:
25
     PL/I-86 Source File Name: TRKRPRT.PLI
trkrprt:
              procedure ;
              %replace
                     infinity
                                    by 32767,
                                    by '0001'b4;
                     one
              %include 'sysdef.pli';
              DECLAPE
                     i fixed bin (15),
                     k bit (16) static init ('0000'b4);
              /* end DFCLARATIONS */
       /* main */
       do i = \emptyset to infinity;
              k = add2bit16(k. one);
              call await (TRACK IN, k);
              /* consume') */
              call advance (TRACK_OUT);
            /* do i */
       end:
end trkrprt;
```

if ((binary(buffer ub)-

APPENDIX F

LINK86 Input Option Files

The INPUT option directs LINK86 to obtain further command line input from an indicated file. This reduces the amount of interactive typing needed to link various modules together. In essence, the input file is a batch file scanned by LINK86. For example, the modules shown in C1PROC.INP are linked with the command: LINK86 C1PROC[I]. where I denotes that C1PROC.INP contain the actual files to be linked. The name appearing on the lefthand side of the equal sign in the LINK86 option files is the name assigned to the CMD module. Therefore, LINK86 C1PROC[I] produces the CMD module C1PPOC.CMD. Details concerning this procedure may be found in [Ref. 18].

```
常路線
                                                                                                         * * * *
                           MCORTEX input option file
MCORTEX = TEX/TRC [code[ab[B20]].data[ab[P40]]]
25 25 25
                                                                                                         510 510 510
                           C1PROC
                                          input option file
c1proc =
sysinit1 [code[ab[439]].data[ab[800].m[0].ad[82]].map[all]].
sysdev.
asmrout.
gatemod
*************************
                           TRACKER input option file
tracker =
trkdinit [code[ab[439]], data[ab[6ff], m[\emptyset], ad[82]], map[all]],
trkdetec.
gatemod
MSLRFACT input option file
The site of the si
mslreact =
msltinit [cod \cap [ab[439]], data[ab[4d8], m[0], ad[82]], map[all]],
msltrain.
gatemod
```

```
ater also acts and ac
ale ale ale
                                                                       02P30C
                                                                                                                                                                                                                                                                              ale ale ale
                                                                                                             input option file
appraise and appra
c2proc =
sysinit2 [code [ab [439]], data [ab [800], m[0], ad [92]], map[all]],
sysdev.
asmrout.
gatemod
CZUSERS input
                                                                                                                                          option file
of calculations of the situation of the 
c2users =
c2uinit [code[ab[439]].data[ab[6ff].m[\emptyset].ad[82]].map[all]].
mslorder.
trkrprt.
ga temod
常常常
                                                                                                                                                                                                                                                                              * * * *
                                                                       MXTRACE input option file
MXTFACE = TFX/TRC [code[ab[A6C]].data[ab[A8C]]]
米米米
                                                                       C1PROC/T input
                                                                                                                                                  option file
clproc/t =
sysinit1 [code[ab[439]].data[ab[800].m[0].ad[82]].map[all]].
sysdev.
asmrout.
gatetro
```

```
3% 3% 3%
                           TPKEP/T input option
trker/t =
trkdinit [code[ab[439]].data[ab[6ff].m[0].ad[82]].map[all]].
trkdetec.
gatetro
LAUNCH/T input
                                                       option
                                                                     file
NOTE OF THE PROPERTY OF THE PR
launch/t =
msltinit [code[ab[439]],DATA[AB[4d8],M[0],AD[82]],map[all]].
msltrain.
gatetro
C2PROC/T input
                                                      option
                                                                     file
c2proc/t =
sysinit2 [code[ab[439]],data[ab[800],m[0],ad[82]],map[all]],
sysdev,
asmrout.
gatetro
C2USFR/T input
                                                       option
                                                                     file
c2vser/t =
c2uinit [code[ab[439]].data[ab[6ff],m[0],ad[82]],map[all]],
mslorder,
trkrprt.
gatetro
```

APPENDIX G

LEVEL II MCORTEX SOURCE CODE

II source code, written in PL/M-86, is The LEVEL contained in file LEVEL2.SFC. Due to the conditional compilation switches contained in the code. it should be compiled for either the MCORTEX version or MXTRACE version. Files are provided to be used with the SUBMIT utility (Ref. 19]. The MCORTEX version of LEVEL II is compiled by using the SUBMIT file L2CMPM.CSD (LEVEL2 compile, MCORTEX). LEVEL one of the relocatable code modules shown in the TT SUBMIT file LNKKM.CSD, which is used to link the modules together for KORE.OPS. After linking, the resultant file must be located using the LOC86 utility. This is provided for in the SUBMIT file LOCKM.CSD (locate MCORTEX). The file KORE is created and becomes KORE.OPS after transfer to multi-user CP/M-86 system. KORE.OPS is loaded by MCORTEX.CMD under the CP/M-86 operating system. Memory maps for KORE.OPS and KORE.TRC are provided at the end of Appendix H. The map information comes from KORE.MP2 after compiling, linking, and locating the applicable files.

In the source listing for LFVFL2.SRC, the executable code must begin in column 7 (see L2CMPM.CSP). It appears left justified in this listing due to thesis format requirements.

aje aje aje aje aje aje aje aje aje	岩 花 祁 沙 沙 水 蛤 岩 岩 岩 岩 木 木	*********	ગુંદ મુંદ મુંદ મુંદ મુંદ મુંદ મુંદ મુંદ મ	aje aje aje aje aje aje aje aje aje
সংস্কেস্কেস্কেস্কেস্কেস্কেস্ক	aterateraterateraterateraterateraterater	oliciale oleoleoleoleoleoleoleoleoleole	ole als ole als ole als als als als als ole ole ole ole als	*****
খাৰ খাৰ প্ৰাৰ্থ আৰু খাৰ খাৰ খাৰ খাৰ খাৰ		le L2CMPM.CS	D **************	en en en en en en en en en en en en en en en en en en
nge nge ngenge nge nge nge nge nge	প্রতি করি করি করি প্রতি করি করি করি করি করি করি করি করি করি	aje	aje aje vje vje vje vje vje vje vje vje vje v	** ** ** ** ** ** ** **
:F1:PLM86	:F1:LEVEL2.SRC	SET (MCORTEX LARGE) NOCOND LEFTMA	RGIN(7)
*****	***************	* * * * * * * * * * * * * * * * * * *	**************	対に ポミシた ガミ 柔に ガミ オ ミンド
****	****	*****	********	** *** *** *** *** *** ***
programs	SUBMIT fi	le L2CMPT.CS	D	おおお
****************	হার	ake	ofe also also also also also also also also	*****
*** *** **** ***	******	**********	************	*****
:F1:PLM86	:F1:LEVEL2.SRC	RESET (MCCRT LARGE	EX) NOCOND LEFT	MARGIN(7)

> /* FILE: VERSION: PROCEDURES

LEVEL2.SPC BREWER 8-18-84

PROCEDURES DEFINED:

GATESKEFPER
READ
ADVANCE
TICKET
DEFINESCLUSTER
OUTSCHAR
OUTSNUM
SENDSCHAR
RECYSCHAP
INSNUM
INSHEX

CREATESEVC
AWAIT
PREEMT
CREATESPROC
DISTRIBUTIONSMAP
OUTSLINE
OUTSDNUM
OUTSHEX
INSCHAR
INSDNUM

REMARKS:

!!! CAUTION !!! !!! CAUTION !!! !!! CAUTION!!!

IF NEW USER SFRVICES ARE ADDED TO THIS MODULE

OF CHANGES ARF MADE TO EXISTING ONES, MAKE

SURE THE LOCATOR MAP (FILE: KORE.MP2) IS CHECK—

ED TO SEE IF THE LOCATION OF 'GATE\$KEEPER' HAS

NOT CHANGED. THE ABSOLUTE ADDRESS OF THIS

PROCEDURE HAS BEEN SUPPLIED TO THE GATE\$MODULE

IN FILE: GATE.SAC. IF IT HAS CHANGED THE NEW

ADDRESS SHOULD BE UPDATED IN FILE: GATE.SRC

AND RECOMPILED. ALL USER PROCESSES WILL HAVE

TO BE RELINKED WITH FILE: GATE.OBJ AND

RELOCATED.

LITERAL DECLARATIONS GIVEN AT THE BEGINNING OF SFVERAL MODULES ARE LOCAL TO THE ENTIRE MODULE. HOWEVER, SOME ARE LISTED THE SAME IN MORE THAN ONE MODULE. THE VALUE AND THEREFORE THE MEANING OF THE LITERAL IS COMMUNICATED ACROSS MODULE BOUNDARIES. 'NOTSFOUND' USED IN LOCATESEVC AND CFEATESEVC IS AN EXAMPLE. TO CHANGE IT IN ONE MODULE AND NOT THE OTHER WOULD KILL THE CREATION OF ANY NEW EVENTCOUNTS BY THE OS.

CONDITIONAL COMPILATION COMMANDS ARE USED TO PRODUCE TWO VERSIONS OF THE MCORTEX OPERATING SYSTEM. "MCORTEX" IS THE VERSION WITHOUT ANY I/O PERTAINING TO ENTRY OF OS PRIMITIVES. WITH THIS VERSION IT IS EXPECTED THAT THE USER HAS COMPLETED DEPUGGING OF USER PROCESS CODE AND THIS IS NO LONGEP NECESSARY. IN CONTRAST. THE CODE ERACKETED BY NOT MCORTEX IS THE CODE

FOR THE TRACE VERSION OF MCORTEX KNOWN AS "MXTRACE." THIS VERSION PROVIDES DIAGNOSTIC HOOKS INTO THE OS AND SHOULD BE USED DURING THE CODE DEVELOPMENT STAGES.

L2\$MODULE: DO; /* LOCAL DECLARATIONS */ DECLARE LITERALLY 101 MAXSCPII 10, MAXSVPSSCPU LITERALLY 100' MAX\$CPU\$\$\$\$MAX\$VPS\$CPU LITERALLY 0 FALSE LITERALLY 1 READY LITERALLY RUNNING T.TTFRAT.T.Y 17 WAITING LITERALLY 119 LITERALLY TRUE 12551 NOTSFOUND LITERALLY OOCAH' PORT \$ CA LITERALLY RESET LITERALLY '0' ENET LITFRALLY 20' ERB\$BLOCK\$LFNGTH LITERALLY EVC\$TYPE LITERALLY 'ØFCH' **ERBSREAD** LITERALLY '@FDH' ERBSWRITE LITERALLY 'OFFH' ERB\$WFITE\$LEQUEST LITERALLY '77H': TITTEPALLY INTSRETURN /* PROCESSOR DATA SEGMENT TABLE */ IN MODULE 'L1\$MODULE' */ 1% PELARED PUBLIC 'LEVEL1 1% IN FILE */ DECLARE PRDS STRUCTURE BYTE. (CPU\$NUMBER BYTE. VP\$START VPSEND BYTE.

```
BYTF.
   VPS $PER $CPU
                        BYTE.
   LASTSBUN
   COUNTER
                        WORD)
                                       EXTERNAL:
/* GLOPAL DATA EASE DECLARATIONS
                                                     × /
    DECLARED PUBLIC IN FILE 'GLOBAL.SRC'
                                                     */
                                                     */
/*
                    IN MODULE GLOBAL SMODULE
DECLARE VPM ( MAXSCPUSSSMAXSVPSSCPU ) STRUCTURE
                         BYTE.
   (VP$ID
    STATE
                         BYTE.
    VPSPRIORITY
                         BYTE.
    FVCSTHREAD
                         BYTE.
    EVCSAWSVALUE
                         WORD.
    SPSREG
                         WORD.
                         WORD)
    SSSREG
                                       EXTERNAL:
DECLARE
  LOCALSCLUSTERSADDR WORD
                                     EXTERNAL;
DECLARE
                       BYTE
                                     EXTERNAL:
  EVENTS
DECLARE EVCSTBL (100) STRUCTURE
                        BYTE.
  (EVC$NAME
   VALUE
                        WORD.
   REMOTESADDR
                        WORD.
   THREAD
                        BYTE)
                                       EXTERNAL:
DECLARE
                       PYTF
                                     EXTERNAL:
  SEQUENCERS
DECLARE SFOSTABLE (100) STRUCTURE
                        BYTF.
  (SEOSNAME
                        WORD)
   SEOSVALUE
                                       EXTERNAL:
DECLARE
                       PYTT
  NR$VPS ( MAX$CPU )
                                      EXTERNAL.
                       BYTE
                                      EXTERNAL.
  NR$RPS
  HDW$INT$FLAG (MAX$CPU ) BYTE
                                      EXTERNAL.
  GLOBALSLOCK
                       RYTE
                                      EXTERNAL:
/* DECLARATION OF EXTERNAL PROCEDURE REFERENCES
                                                     */
                                                     */
     DECLARED PUBLIC IN FILE 'LEVEL1.SRC'
                    IN MODULE 'LEVEL1$MODULE'
125
                                                     */
```

VPSCHEDULER: PROCEDURE FXTERNAL; END;
/* IN FILF 'SCHED.ASM' */

RETSVP : PROCEDURE BYTE EXTERNAL; END; LOCATESEVC : PROCEDURE (FVFNTSNAMF) BYTE EXTERNAL; DECLARE EVENTSNAME BYTT; END; LOCATESSEG : PROCEDURE (SEQSNAME) BYTE EXTERNAL; DECLARE SEOSNAME BYTE; END: /* DIAGNOSTIC MESSAGES OR "HOOKS" SIF NOT MCORTEX DECLARE PREEMPT',13.10, '%'), MSG16(*) BYTE INITIAL ('ENTERING MSG17(*) BYTE INITIAL ('ISSUING MSG18(*) BYTE INITIAL ('ENTERING INTERRUPT!!',13,10, '%'), AWAIT',10,13, '%'), ADVANCE (,10,13, %), CREATESEVC FOR %). MSG19(*) BYTE INITIAL ('FNTFRING MSG21(*) BYTE INITIAL ('ENTERING READ FOR EVC: %'), MSG23(*) BYTE INITIAL (ENTERING MSG24(*) BYTT INITIAL ('ENTERING TICKET', 13, 10, '%'), MSG25(*) BYTE INITIAL ('ENTERING CREATESSEQ %'), MSG26(*) BYTE INITIAL ('ENTERING CREATESPROC', 10, 13, '%'). MSG27(*) BYTE INITIAL(10. FNTERING GATE\$KEEPER N= %'); DECLARE CR LITERALLY 'ADE' LF LITERALLY 'OAH': SENDIF GATE\$KEZPER PROCEDURE BREWER 8-18-84 ****/ 1* THIS PROCEDURE IS THE FATRY INTO THE OPERATING */ 10% SYSTEM DOMAIN FROM THE USER DOMAIN. THIS IS THE */ 12% ACCESS POINT TO THE UTILITY/SERVICE ROUTINES AVAIL-#/ /* ABLE TO THE USER. THIS PROCEDURE IS CALLED BY THE */ */ GATE MODULE WHICH IS LINKED WITH THE USER PROGRAM. 120 IT IS THE GATE MODULE WHICH PPOVIDES TRANSLATION */ 1% FROM THE USER DESIRED FUNCTION TO THE FORMAT REQUIR-7

ED FOR THE GATEKEEPER. THE GATEKEEPER CALLS THE

OPERATING SYSTEM AGAIN PERFORMING THE NECESSARY

DESIFED UTILITY/SERVICE PROCEDURE IN LEVEL2 OF THE

1%

1%

/*

#/

*/

* /

```
*/
14
    TRANSLATION FOR A PROPER CALL. THE TRANSLATIONS ARE
    INVISIBLE TO THE USER. THE GATEKEEPER ADDRESS IS
1%
                                                          */
175
    PROVIDED TO THE GATE MODULE TO BE USED FOR THE IN-
                                                          */
17,5
   DIRECT CALL.
                                                          */
12%
                                                          3,5 /
1%
   THE PARAMETER LIST IS PROVIDED FOR CONVENIENCE AND
                                                          * /
1%
   REPRESENTS NO FIXED MEANING, EXCEPT FOR 'N'.
                                                          */
/*
                                                          */
             FUNCTION CODE PROVIDED BY GATE
/*
             BYTE VARIABLE FOR TRANSLATION
                                                          */
12%
                                                          * /
              WORD
      WOEDS
/ *
              POINTER VARIABLE FOR TRANSLATION
                                                          */
      PTR
GATE$KEEPER: PROCEDURE(N. PYT. WORDS, PTR) REENTRANT PUBLIC;
DECLARE
   (N. BYT) PYTE.
    WORDS WORD.
    PTR POINTER:
/* I-O SERVICES ARE NOT ACKNOWLEDGED FOR TWO REASONS:
         THEY ARE CALLED SO OFTEN THAT DIAGNOSTIC OUTPUT
                                                           */
125
          WOULD BE TOO CLUTTERFD.
                                                           */
/#
        THEY THEMSELVES PRODUCES I-O EFFECTS THAT
                                                           */
125
                                                           * /
         ACKNOWLEDGE THEY ARE BEING CALLED.
SIF NOT MCOETEX
   IF N < 10 THEN DO:
     CALL OUTSLINE (@MSG27);
      CALL OUTSNUM(N);
     CALL OUTSCHAR (CR);
     CALL OUTSCHAR(LF);
  END;
SENDIF
  DO CASE N;
                                    /*
                                           */
     CALL AWAIT (BYT. WORDS);
                                   / 2/4
                                           */
      CALL ADVANCE (BYT);
                                    /*
                                           */
                                    17%.
      CALL CREATESEVC(BYT):
                                           3% /
     CALL CREATESSEQ(BYT);
                                    1%
                                           */
                                    14
      CALL TICKET(BYT.PTR);
                                           7 4:
                                        4
                                    /*
      CALL READ(PYT.PTR);
                                        5
                                          */
                                    1%
                                        6 */
      CALL CREATESPROC(PTR);
                                    /*
                                        7
     CALL PREEMPT( BYT );
                                           */
                                    /*
                                       8
     CALL DEFINESCLUSTER (WORDS);
                                           #/
                                    /* g
                                           */
      CALL DISTRIBUTIONSMAP (PTR);
```

\$IF NOT MCOFTEX

/空空中 MXTRACE 空空空空空 MXTRACE 空空空空空 MXTRACE 空空空空空 MXTRACE 空空空/

```
/李孝孝 MXTRACE 李孝孝孝孝 MXTRACE 李孝孝孝孝 MXTRACE 李孝孝孝孝 MXTRACE 李孝孝/
     CALL OUTSCHAR (BYT):
                                 /* 10
                                        */
                                 /* 11 */
     CALL CUTSLINE (PTR):
     CALL OUTSNUM(BYT);
                                /* 12 */
                                /* 13 */
     CALL OUTSDNUM (WORDS);
                                 /* 14 */
     CALL INSCHAR(PTR);
     CALL INSNUM(PTR):
                                 /* 15 */
                                /* 16 */
     CALL INSDNUM(PTR):
SENDIF
  END: /* CASE */
     RETURN;
     /* GATESKEEPER */
FND:
CREATESEVC PROCEDURE
                                        BREWER 8-18-84 */
/* CREATES EVENTCOUNT FOR INTER-PROCESS SYNCHRONIZATION. */
/* EVENTCOUNT IS INITIALIZED TO Ø IN THE EVENTCOUNT TABLE.*/
CREATESEVC: PROCEDURE (NAME) REENTRANT PUBLIC:
  DECLARE NAME BYTE;
SIF NOT MCORTEX
/本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本/
/李爷苓 MXTRACE 李爷岑辛季 MXTRACE 李爷岑辛辛 MXTRACE 李爷冬/
  CALL OUTSLINE (@MSG21);
  CALL OUTSNUM(NAMF);
  CALL OUTSCHAR(CR);
  CALL OUTSCHAR(LF);
SENDIF
  /* ASSERT GLOBAL LOCK */
  DO WHILE LOCKSET (@GLOBAL$LOCK.119); END;
     IF /* THE FVENTCOUNT DOES NOT ALREADY EXIST */
       LOCATESEVC(NAME) = NOTSFOUND THEN DO;
         /* CREATE THE FVENTCOUNT ENTRY BY ADDING THE */
         /* NEW EVENTCOUNT TO THE END OF THE EVC$TABLE */
         EVC\$TBL(EVFNTS).EVC\$NAME = NAME;
         EVC\$TBL(EVENTS).VALUE = \emptyset;
         EVC $TBL (EVENTS). REMOTE $ ADDR = LOCAL $ CLUSTER $ ADDR;
         EVC\$TBL(EVENTS).THREAD = 255;
         /* INCREMENT THE SIZE OF THE EVCSTABLE */
         EVENTS = EVENTS + 1;
        END; /* CREATE THE EVENTCOUNT */
        /* RELFASE THE GLOBAL LOCK */
```

```
GLOBAL$LOCK = 0;
PETURN;
END; /* CREATE$EVC PROCEPURE */
```

```
/* THIS PROCEDURE ALLOWS USERS TO READ THE PRESENT VALUE */
/* OF THE SPECIFIED EVENT$COUNT WITHOUT MAKING ANY
/* CHANGES. A POINTEP IS PASSED TO PROVIDE A BASE TO A
/* VARIABLE IN THE CALLING ROUTINE FOR PASSING THE RETURN */
/* VALUE BACK TO THE CALLING ROUTINE.
READ: PROCEDURE( EVC$NAME, RETS$PTR ) REENTRANT PUBLIC;
    DECLARE
       EVC$NAME
                         BYTE.
       EVCTBL$ INDEX
                         BYTE.
       RETSSPTE
                         POINTER.
       EVC$VALUE$RET
                        BASED RETS PTR WORD;
       /* SET THE GLOBAL LOCK */
       DO WHILE LOCKSET (@GLOBAL$LOCK.119); END;
SIF NOT MCORTEX
/*** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE ***
/*** MXTP 4 CF ***** MXTP 4 CF ***** MXTP 4 CF ***** MXTP 4 CF ****
  CALL OUTSLINE (@MSG23);
  CALL OUT $NUM (EVC$NAME);
  CALL OUTSCHAR (CR):
  CALL OUTSCHAR(LF):
SENDIF
       /* OBTAIN INDEX */
  EVCTBLSINDEX = LOCATESEVC( EVCSNAME );
       /* OPTAIN VALUE */
  EVC$VALUE$RET = EVC$TBL( EVCTBL$INDFX ).VALUE;
       /* UNLOCK GLOBAL LOCK */
  GLOBALSLOCK = \emptyset:
  RETURN;
END: /* READ PROCEDURE */
/*0368***************************
```

```
/* INTER PROCESS SYNCHRONIZATION PRIMITIVE. SUSPENES
/* FXECUTION OF FUNNING PPOCESS UNTIL THE EVENTCOUNT HAS
                                                        */
/* REACHED THE SPECIFIED THRESHOLD VALUE. "AWAITED$VALUE."
/* USED BY THE OPERATING SYSTEM FOR THE MANAGEMENT OF
                                                        * /
                                                        */
/* SYSTEM RESOURCES.
AWAIT: PROCEDURE (EVCSID. AWAITEDS VALUE) REENTRANT PUBLIC;
  DECLARE
     AWAITEDSVALUE
                       WORD.
     (EVC$ID. NEED$SCHED. RUNNING$VP.EVCTBL$INDEX) BYTE;
SIF NOT MCORTEX
/本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本/
/*** MXTEACE ***** MXTRACE **** MXTRACE ***** MXTRACE
  CALL OUTSLINE (@MSG18);
SENDIF
  /* LOCK GLOBAL LOCK */
  DC WHILE LOCKSSET (@GLOBALSLOCK. 119); END;
  NEEDSSCHED = TRUF;
  /* DETERMINE THE RUNNING VIRTUAL PROCESSOR */
  RUNNING \$VP = RET\$VP;
  /* GET FVC INDEX */
   EVCTBL$INDEX = LOCATE$EVC(EVC$ID);
  /* DETERMINE IF CURRENT VALUE IS LESS THAN THE
     AWAITED VALUE */
  IF EVCSTPL(FVCTBLSINDEX).VALUE < AWAITEDSVALUE THEN DO;
     /* BLOCK PROCESS */
   VPM(LUNNING$VP).EVC$THREAD=EVC$TBL(EVCTBL$INDEX).THREAD;
   VPM(RUNNINGSVP). EVCSAWSVALUE = AWAITEDSVALUE:
   EVCSTRL ( EVCTBLSINDEX ).THREAD = RUNNINGSVP;
   DISABLE;
   PRDS.LAST$RUN = RUNNING$VP;
   VPM(RUNNING$VP).STATE = WITING;
        /* BLOCK PROCESS */
  END;
            /* DO NOT BLOCK PROCESS */
   NEED$SCHED = FALSE;
   /* SCHEDULE THE VIRTUAL PROCESSOR */
   IF NEED$SCHED = TRUE THEN
                                  /* NO RETURN */
     CALL VPSCHEDULER;
     /* UNLOCK GLOBAL LOCK */
     GLOBALSLOCK = 0;
```

```
ADVANCE PROCEDURE PREWER 8-18-84
/*_____
   INTER PROCESS SYNCHRONIZATION PRIMITIVE. INDICATES
   SPECIFIED FVENT HAS OCCURED BY ADVANCING (INCREMENTING)*/
1%
   THE ASSOCIATED EVENTCOUNT. EVENT IS BROADCAST TO ALL */
/*
   VIRTUAL PROCESSORS AWAITING THAT EVENT.
   A CALL TO ADVANCE WILL RESULT IN A CALL TO THE SCHED- */
1 %
   ULER. EVEN IF THE ADVANCING OF THE EVENTCOUNT DOES
/* RESULT IN AWAKENING ANY NEW PROCESSES. THUS, ANY
                                                     */
/* HIGHER PRIORITY ONBOARD PROCESS READIED BY AN OFF-
                                                     */
1%
   BOARD OPERATION WOULD BE SCHEDULED NEXT.
   CALLS MADE TO:
                  OUTSLINE
/*
                  SYSTEMSIO
                                                     */
/*
                  VPSCHEDULER (NO RETURN)
\**********************************
ADVANCE: PROCEDURE (EVC$ID) REENTRANT PUBLIC;
  DECLARE
     (EVC$ID. EVCTBL$INDEX )
                                               BYTE.
     (SAVE. RUNNING$VP. DUMMY$VAR. I)
                                               BYTE.
     CLUSTERSADDR
                                               WORD:
SIF NOT MCORTEX
/*** MXTRACE ***** MXTRACE ***** MXTRACE ****
/*** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE ***
  CALL OUT$LINE(@MSG19);
SENDIF
  /* LOCK THE GLOBAL LOCK */
  DO WHILE LOCKSET @GLOBAL$LOCK.119); END;
   FUNNINGSVP = RETSVP:
   EVCTBL$INDEX = LOCATF$FVC(EVC$ID);
   FVC$TBL(EVCTBL$INDEX).VALUE=EVC$TBL(EVCTBL$INDEX).VALUE + 1;
   IF EVCSTBL(EVCTBLSINDEX).RFMOTESADDE <> LOCALSCLUSTERSADDE
   THEN DO:
        /* REMOTE COPY IS NEEDED - THE CONVENTION IS:
           AN EVENTCOUNT THAT HAS A REMOTE COPY WILL
```

LOCALSCLUSTERSADDP.

NOT HAVE ITS REMOTES ADDR FIELD EQUAL TO THE

CLUSTERSADDR = EVCSTBL (EVCTPLINDEX).REMOTESADDR

```
XOP LOCALSCLUSTERSADDR;
        GLOBAL$LOCK = \emptyset;
        CALL SYSTEMSIO (FNFT. EVCSTYPE. EVCSID.
             EVCSTBL (EVCTBLSINDEX). VALUE.CLUSTERSADDR);
        DO WHILE LOCKSSET (@GLOBALSLOCK.119); END;
               /* TTD */
      SAVE = 255;
      I = EVC$TBL( FVCTBL$INDFX ).THREAD;
      DO WHILF 1 <> 255;
       IF VPM(I). EVC$AW$VALUE <= EVC$TBL(EVCTBL$INDEX). VALUE
       THEN DO; /* AWAKEN THE PROCESS */
        VPM(I).STATE = READY;
        VPM(I).EVCSAWSVALUE = 0:
        IF SAVE = 255 THEN DO; /*THIS FIRST ONE IN LIST*/
          DUMMY$VAR = VPM(I).EVC$THREAD;
          EVCSTBL(EVCTBLSINDEX).THREAD = DUMMYSVAR;
          VPM(I).EVC$THRFAD = 255;
          I = EVC\$TBL(EVCTBL\$INDFX).THREAD;
        END: /* IF FIRST */
        ELSE DO; /* THEN THIS NOT FIRST IN LIST */
          VPM( SAVE ). EVC$THPEAD = VPM( I ). EVC$THREAD;
          VPM(I).FVC$THREAD = 255;
          1 = VPM(SAVE).EVC$TFREAD;
        END; /* IF NOT FIRST */
       END; /* IF AWAKEN */
       ELSE DO; /* DO NOT AWAKEN THIS PROCESS */
         SAVE = I;
         I = VPM(I).FVC$THREAD;
       END; /* IF NOT AWAKEN */
  END:
           /* DO WHILE */
    PRDS.LAST$RUN = RUNNING$VP;
    VPM(RUNNING$VP).STATE = READY;
    CALL VPS CHEDULER:
                      /* NO RETURN */
    /* UNLOCK THE GLOBAL LOCK */
    GLOBAL $LOCK = \emptyset:
    RETURN:
END; /* ADVANCE PROCEDURE */
/* PREEMPT PROCEDURE
                                       BREWER 8-18-84
/* THIS PROCEDURE AWAKENS A HI PRIOITY PROCESS LEAVING
                                                       */
/* THE CURRENT RUNNING PROCESS IN THE READY STATE AND
                                                       */
/* CALLS FOR A RESCHEDULING. THE HIGH PRIORITY PROCESS
                                                       */
/* SHOULD BLOCK ITSELF WHEN FINISHED.
/* IF THE VP$ID IS 'FE' OR THE MONITOR PROCESS, IT WILL */
/* MAKE IT READY WHERE-EVFR IT IS IN THE VPM. THE FOLLOW-*/
```

```
/* ING CODE DOES NOT TAKE ADVANTAGE OF THE FACT THAT
/* CURRENTLY IT IS THE THIRD ENTRY IN THE VPM FOR EACH
/* REAL PROCESOR.
                                                       */
/* CALLS MADE TO: OUTLINE, VPSCHEDULER
PRFEMPT: PROCEDURE( VP$ID ) REENTRANT PUBLIC;
  DECLARE (VP$ID.SEARCH$ST.SFARCH$END.CPU.INDEX) BYTE;
SIF NOT MCORTEX
/*** MXTRACE ***** MXTRACE ***** MXTRACE ****
/*** MXTRACE **** MXTRACE **** MXTRACE ****
  CALL OUTSLINE ( @MSG16 );
SENDIF
  IF VP$ID <> ØFEH THEN DO; /* NORMAL PREEMT */
     /* SEARCH VPM FOR INDEX FOR ID */
     SEARCH$ST = \emptyset;
     DO CPU = \emptyset TO (NR$RPS - 1);
       SEARCH END = SEARCH ST + NR VPS ( CPU ) - 1;
       DO INDEX = SEARCHSST TO SEARCHSEND;
         IF VPM( INDEX ). VP$ID = VP$ID THEN GO TO FOUND;
       END; /* DO INDEX */
       SEARCH$ST = SEARCH$ST + MAX$VPS$CPU;
     END: /* DO CPU */
           /* CASE IF NOT FOUND IS NOT ACCOUNTED FOR CURRENTLY *
     FOUND:
        /* LOCK THE GLOBAL LOCK */
        DO WHILE LOCK $SET (@GLOBAL$LOCK.119);
                                           END:
          /* SET PREEMPTED VP TO READY */
          VPM( INDEX ).STATE = READY;
          /* NEED HARDWARE INTR OR RE-SCHED */
          IF ( CPU = PRDS.CPU$NUMBER ) THEN DO;
             INDEX = RETSVP; /* DETERMINE RUNNING PROCESS */
             DISABLE:
             PPDS.LAST$RUN = INDEX;
             VPM( INDEX ).STATE = READY; /* SET TO READY */
             CALL VPSCHEDULER; /* NO RETURN */
          FND:
          ELSE DO; /* CAUSE HARDWARE INTERRUPT */
SIF NOT MCORTEX
/辛辛本 MXTRACE 李孝孝辛本 MXTRACE 李孝孝孝春 MXTRACE 李孝孝孝 MXTRACE 李孝孝/
/李孝孝 MXTRACE 李孝孝孝孝 MXTRACE 李孝孝孝孝 MXTRACE 李孝孝孝孝 MXTRACE 李孝孝/
```

CALL OUTSLINE (@MSG17);

```
SENDIF
             HDW$INT$FLAG(CPU) = TRUE;
             DISABLE; OUTPUT( PORT$CA ) = 80H;
             CALL TIME(1):
             OUTPUT PORT$CA ) = RESET; ENABLE;
           END:
   END; /* NORMAL PREEMT */
   ELSE DO; /* PREEMT THE MONITOR */
     /* SFAACH VPM FOR ALL ID'S OF ØFEH */
     SEARCHSST = \emptyset:
     DO WHILE ICCK$SET(@GLOBAL$LOCK,119); END;
     DO CPU = \emptyset TO (NR$PPS - 1);
       SEARCH\$FND = SEARCH\$ST + NR\$VPS(CPU) - 1;
       /* SET ALL INTSFLAGS EXCEPT THIS CPU'S */
       IF PRDS.CPU$NUMBER <> CPU THEN
          HDWSINTSFLAG( CPU ) = TRUE;
          DO INDEX = SEAPCHSST TO SEARCHSEND;
            IF VPM( INDEX ). VP$ID = VP$ID THEN
               VPM(INDEX).STATF = READY;
          END: /* DO */
          SEARCH$ST = SEARCH$ST + MAX$VPS$CPU;
     END; /* ALL MONITOR PROCESS SET TO READY */
      /* INTERRUPT THE OTHER CPU'S AND
         RESCHEDULE THIS ONE
                                           */
$IF NOT MCORTEX
/*** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE
/水水水 MXTRACE 水水水水米 MXTRACE 水水水水水 MXTRACE 水水水水 MXTRACE 水水水/
   CALL OUTSLINE (GMSG17);
SENDIF
      DISABLE:
      OUTPUT( PORT$CA ) = 80H;
```

OUTPUT(POPT\$CA) = 80H;
CALL TIMF(1);
OUTPUT(PORT\$CA) = RESET;
ENABLE;
INDEX = RET\$VP;
DISABLE;
PRDS.LAST\$PUN = INDEX;
VPM(INDEX).STATE = READY;
CALL VPSCHEDULER; /* NO RETURN */
END; /* ELSF
/* UNLOCK GLOBAL MEMORY */
GLOBAL\$LOCK = 0;
RETURN;
END; /* PRFEMPT PROCEDURE */

```
CREATESSEQ PROCEDURE BREWER 9-18-84
/* CREATOR OF INTER PROCESS SEQUENCER PRIMITIVES FOR USER */
/* PROGRAMS. CREATES A SPECIFIED SEQUENCER AND INITIAL- */
/* IZES IT TO 0. BY ADDING THE SEQUENCER TO THE END OF THE*/
/* SEQUENCER TABLE.
/* CALLS MADE TO: OUTSLINE
                                 OUTSCHAR
        OUTSHEX
CREATESSEQ: PROCEDURE(NAME) REENTRANT PUBLIC;
  DECLARE NAME BYTE:
  /* ASSERT GLOBAL LOCK */
  DO WHILE LOCKSET '@GLOBAL$LOCK.119); END;
SIF NOT MCORTEX
/*** MXTRACE ***** MXTRACE ***/
/本本本 MXTRACE 本本本本作 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本/
  CALL OUTSLINE (@MSG25);
  CALL OUTSHEX (NAME);
  CALL OUTSCHAP (CR);
  CALL OUTSCHAR(LF);
SENDIF
  IF /* THE SPOUENCER DOFS NOT ALREADY EXIST. IE */
    LOCATE$SEQ(NAME) = NOT$FOUND THEN DO:
     /* CHEATE THE SEQUENCER ENTRY BY ADDING THE */
     /* NEW SEQUENCER TO THE FND OF THE SEQSTABLE */
    SEQ$TABLE(SEQUENCERS).SEQ$NAME = NAME;
    SEO$TABLE(SFOUENCERS).SEO$VALUE = \emptyset;
     /* INCREMENT NUMBER OF SEQUENCERS */
    SEQUENCERS = SEQUENCERS + 1;
  END; /* CREATE THE SEQUENCER */
    /* RFLEASF THE GLOBAL LOCK */
  GLOBAL$LOCK = \emptyset:
  RETURN:
END: /* CREATESSED PROCEDURE */
/*A678***************************
        PROCEDURE BREWER 8-18-84
/* INTER-VIFTUAL PROCESSOP SEQUENCER RPIMITIVE FOR USER
/* PROGRAM. SIMILAR TO TAKE A NUMBER AND WAIT. RETURNS*/
```

```
/* PRESENT VALUE OF SPECIFIED SEQUENCER AND INCREMENTS THE*/
/* SEQUENCEP. A POINTER IS PASSED TO PROVIDE A BASE TO A */
/* VARIABLE IN THE CALLING ROUTINE FOR PASSING THE RETURN */
/* VALUE BACK TO THE CALLING ROUTINE.
                                                    -*/
/* CALLS MADE TO: OUTSLINE
TICKET: PROCEDURE( SEOSNAME, RETSSPTR ) REENTRANT PUBLIC;
  DECLARE
     SEOSNAME
                   PYTE.
     SEOTBLSINDEX
                  BYTE.
                  POINTER.
     FETSSPTP
     SEQ$VALUE$RET BASED RETS$PTR WORD;
     /* ASSERT GLOBAL LOCK */
     DO WHILE LOCKSET (@GLOBALSLOCK.119); END;
SIF NOT MCORTEX
/李爷爷 MXTRACE 李爷爷爷爷 MXTRACE 李爷爷爷等 MXTRACE 李爷爷爷爷 MXTRACE
/ ቅዳት MX TRACE አትትላች MX TRACE አትትላች MX TRACE አትትላች MX TRACE አትትላ
  CALL OUTSLINE (@MSG24):
SENDIF
  /* OBTAIN SEQ$NAME INDEX */
  SEOTBL'SINDEX = LOCATE'SSEO( SEOSNAME );
  /* OBTAIN SEQUENCER VALUE */
  SEQ$VALUE$RET = SEQ$TABLE( SEQTBL$INDEX ).SEQ$VALUE;
  /* INCREMENT SEQUENCER */
  SEOSTABLE ( SEOTBLSINDEX ).SFOSVALUE =
               SEOSTABLE (SFOTBLSINDEX).SEOSVALUE + 1;
  /* UNLOCK THE GLOBAL LOCK */
  GLOBALSLOCK = \emptyset:
  RETURN;
      /* TICKET PROCEDURE */
END:
CREATESPROC PROCEDURE BREWER 8-18-84
/*
/*--
                                                    */
/*
   THIS PROCEFURE CREATES A PROCESS FOR THE USER AS
                                                    */
1%
   SPECIFIED BY THE INPUT PARAMETERS CONTAINED IN A
                                                    */
12%
   STRUCTURE IN THE GATE MODULE. THE PARAMETER PASSED
/*
   IS A POINTER WHICH POINTS TO THIS STRUCTURE.
                                                    */
/*
   INFO CONTAINED IN THIS STRUCTURE IS: PROCESS ID.
                                                    */
```

```
/* PROCESS PRIORITY, THE DESIRED PROC STACK LOCATION.
/* AND THE PROCESS CODE STAPTING LOCATION WHICH IS
   IS TWO ELEMFNTS: THE IP REGISTER (OFFSET) AND THE
10%
   CS REGISTED (CODE SEGMENT).
1%
/*----
/* CALLS MADE TO: OUTLINE
                                                    */
CREATES PROC: PROCEDURE ( PROCSPTR ) REENTRANT PUBLIC:
  DECLARE
     PROCSPTR
                 POINTER.
     PROC$TABLE BASED PROC$PTR STRUCTURE
     (PEOCSID
                       BYTE.
                       BYTE.
      PROCSPRI
      PROCSSP
                       WORD.
      PROCSSS
                       WORD.
      PROCSIP
                       WORD.
      PROCSCS
                       WORD.
                       WORD.
      PROCSDS
                       WORD):
      PROCSES
  DECLARE
     (PS1. PS2) WORD.
      TEMP
                 BYTE:
  DECLARE PROCSSTACKSPTR POINTER AT (@PS1).
     PROC$STACK BASED PROC$STACK$PTR STRUCTURE
     (LENGTH(ØFEH) BYTE.
      RET$TYPE
                      WORD.
      RP
                      WORD.
      DI
                      WORD.
      SI
                      WORD.
      DS
                      WORD.
      DX
                      WORD.
      CX
                      WORD.
      AX
                      WORD.
      BX
                      WORD.
      FS
                      WORD.
      IP
                      WORD.
      CS
                      WORD.
      FL
                      WORD);
$IF NOT MCORTEX
/*** MXTRACE **** MXTRACE **** MXTRACE ***/
/*** MXTRACE **** MXTRACE *** MXTRACE ****
  CALL OUT$LINF(@MSG26);
```

```
/* TO SET UP PROC$STACK$PTR */
   PS1 = PROC$TABLE.PROC$SP - 118H;
  PS2 = PROCSTABLE, PROCSSS:
  PROCSSTACK RETSTYPE = INTSRETURN:
  PROCSSTACK. PP = PROCSTABLE. PROCSSP;
  PROC$STACK.DI = \emptyset;
   PROC$STACK.SI = \emptyset;
   PROCSSTACK.DS = PROCSTABLE.PROCSDS:
  PROC$STACK.DX = \emptyset;
   PROC$STACK.CX = \emptyset:
  PFOC \leq STACK.AX = \emptyset;
  PROCSSTACK.BX = \emptyset:
  PROCSSTACK FS = PROCSTABLE PROCSES:
  PROCSSTACK IP = PROCSTABLE PROCSIP:
  PROC$STACK.CS = PROC$TAPLE.PROC$CS;
  PROC$STACK.FL = 200H; /*SET IF FLAG (ENABLE INTR)*/
  /* SET GLOBAL LOCK */
  DO WHILE LOCKSET (@GLOBAL$LOCK.119); END;
  IF PRDS. VPS$PER$CPU < MAX$VPS$CPU THEN DO;
      TEMP = PRDS. VPS $PER $CPU + PRDS. VP$START;
      VPM( TEMP ). VP$ID = PROC$TABLE.PROC$ID;
      VPM( TEMP ).STATE = \emptyset1; /* READY */
      VPM( TEMP ). VP$PRIORITY = PROC$TABLE.PROC$PRI;
      VPM(TEMP).EVC$THREAD = 255;
      VPM( TEMP ).EVC$AW$VALUF = 0;
      VPM( TEMP ).SP$REG = PROC$TABLE.PROC$SP - 1AH;
      VPM( TEMP ).SS$REG = PROC$TABLE.PROC$SS;
     PRDS. VPS$PFR$CPU = PRDS. VPS$PER$CPU + 1;
     PRDS. VP$END = PRDS. VP$END + 1;
     NRSVPS( PRDS.CPU$NUMBER ) =
      NR$VPS(PRDS.CPU$NUMBER) + 1;
  END: /* DO */
  /* RELEASE THE GLOBAL LOCK */
  GLOBAL$LOCK = \emptyset;
  RETURN;
           /* CREATES PROCESS */
END:
PROCEDURE BREWER 8-18-84
                                                           */
                                                          -*/
/* PROCESSES A REQUEST FROM THE ADVANCE PROCEDURE (AND
                                                           4/
/* OTHERS TO BE DEVELOPED) TO ADVANCE THE VALUE OF AN
                                                           #/
/* EVENTCOUNT THAT HAS A REMOTE COPY. ALTHOUGH THE
                                                           */
/* CURRENT IMPLEMENTATION IS LIMITED TO THE ETHERNET AS
                                                           */
/* THE MEDIUM FOR DISTRIBUTED EVENTCOUNTS. THE PROCEDURE
```

```
/* IS WRITTEN TO ALLOW FOR THE EXTENSION TO OTHER DATA
                                                       75 /
/* COMMUNICATION MEDIA.
                                                       */
                                                       */
/*
/* FUNCTIONALITY:
                                                       */
/* QUEUES UP REQUESTS IN AN ETHERNET REQUEST BLOCK
/*
/*
      (ERB) FOR CONSUMPTION BY THE ETHERNET COMMUNICATION*/
      CONTROLLER BOARD (ECCB) DEVICE HANDLER.
                                                       -*/
                                                       #/
/* CALLS MADE TO: READ
                 ADVANCE
                                                       */
/%
                                                       */
                 TICKET
SYSTEM$10: PROCEDURE (PATH, REQUEST$TYPE, NAME, VALUE, ADDR)
               PUBLIC REENTRANT:
  DECLARE
     (PATH, REQUESTSTYPE, NAME, ERBSINDEX, INDEX) BYTE,
     (VALUE. ADDR. I. J
                                                     WORD:
  DECLARE
     ERB(ERB$BLOCK$LENGTH) STRUCTURE
        ( COMMAND
TY PE$NAME
                          PYTE.
                           BYTF.
          NAMESVALUE
                          WORD.
          REMOTESADDR
                          WORD) AT (10000H);
  IF PATH = ENET THEN
  DO:
     DO CASE REQUESTSTYPE;
                  /* IT'S ETHERNET AND EVENTCOUNT */
        no:
          CALL TICKET (ERB$WRITE$PEQUEST. @I);
            /* I NOW HAS THE VALUE OF TICKET RETURNED */
          CALL READ(ERP$WRITE. @J);
             /* J NOW HAS THE VALUE OF ERBSWRITE */
          DO WHILE (J < I);
             CALL TIME (10):
             /* 1 MS DELAY ==> REDUCE BUS CONTENTION */
             CALL READ(ERB$WRITE, @J);
          END: /* DO WHILE */
             /* WRITE TO FRE. IF IT'S NOT FULL */
          CALL READ(ERB$READ. QJ);
          DO WHILE ((I-J) > = ERB$BLOCK$LENGTH);
             /* IT'S FULL SO DO A "BUSY WAIT" */
             CALL TIME (60);
             /* DELAY ONF PACKET TRANSMISSION TIME
               QUANTUM */
             CALL READ(ERBSREAD, QJ);
```

```
/* SLOT OPEN SO WRITE TO ERB */
          ERBSINDEX = I MOD ERBSBLOCKSLENGTH;
          ERB (ERBSINDEX). COMMAND = PEQUESTSTYPE;
          ERB (FRBSINDEX).TYPESNAME = NAME:
          ERB (ERBSINDEX).NAMESVALUE = VALUE;
          ERB (ERBSINDEX).REMOTESADDR = ADDR;
          /* NEED TO ADVANCE THE VALUE OF ERBSWRITE */
          DO WHILE LOCKSSET (@GLOBALSLOCK. 119);
             /* ASSERT LOCK */
          END:
          INDEX = LOCATESEVC(ERBSWRITE);
          EVC$TRL(INDEX).VALUE = EVC$TBL(INDEX).VALUE + 1;
          GLOBALSLOCK = 0; /* RELEASE */
          /* NOTE THAT THIS AVOIDS THE UNNECESSARY OVER- */
            HEAD OF THE ADVANCE PROCEDURE */
        END; /* DO BLOCK */
        DO; /* STUB FOR NOW */
        END:
     END: /* REQUESTSTYPF */
  END:
          /* PATH */
         /* SYSTEM$10 */
END:
DEFINESCLUSTER PROCEDURE
                                      BREWER 8-18-84
/* THIS PROCEDUPE IS CALLED ONLY ONE TIME AT EACH CLUSTER.*/
/* ITS SOLE PURPOSE IS TO DEFINE THE LOCALSCLUSTER ADDRESS.*/
/* THIS PROCEDURE CALL MUST BE THE FIRST CALL IN THE INIT */
/* PROCESS BROUGHT UP IN FACH CLUSTER.
                                                      */
1%
DEFINESCLUSTER: PROCEDURE (CLUSTERSID) REENTRANT PUBLIC;
  DECLARE CLUSTERSID
                                 WORD.
          T
                                BYTE:
  LOCALSCLUSTERSADDR = CLUSTERSID;
  /* FOR NOW OTHER ENTITIES FIELDS ARE UNINITIALIZED */
  EVC TBL (0) .REMOTESADDR=CLUSTERSID;
  /* FIRST ENTRY IN TABLE IS A PESERVED SYSTEM EVENTCOUNT */
```

END:

```
DISTRIBUTION$MAP PROCEDUPE
/* THIS PROCEDURE ASSIGNS GROUP ADDRESSES TO THE
                                                 */
/* REMOTESADOR FIRED OF THE DISTRIBUTED ENTITY. THIS IS A */
/* SYSTEM MANAGEMENT DECISION - THE USER (ALTHOUGH SYSTEM)*/
/* PROCESSES DO NOT MAKE CALLS TO THIS PROCEDURE.
DISTRIBUTIONS MAP: PROCEDURE (MAPSPTR) REENTRANT PUBLIC:
  DECLARE
    MAPSPIR POINTER.
     TBL$INDEX BYTE.
     MAPSTARLE BASED MAPSPTR STRUCTURE
       (MAPSTYPE
                        BYTE.
        ĪĐ
                        BYTE.
        CLUSTFR$ADDR
                        WORD):
  DO CASE MAPSTABLE. MAPSTYPE;
           /* EVENTCOUNT TYPE */
    DO:
     TBL$INDEX = LOCATE$EVC (MAP$TABLE.ID);
    EVCSTBL (TPLSINDEX) .REMOTESADDR=MAPSTABLE.CLUSTERSADDR;
    END:
    DO:
    /* STUB */
    END:
  END; /* DO CASE */
       /* DISTRIBUTIONSMAP */
END:
SIF NOT MCORTEX
/* CONDITIONAL COMPILATION OF PROCEDURES
ASSOCIATED WITH *** MXTRACE ***
/*** MXTRACE ***** MXTRACE **** MXTRACE ****
/×0990*****************************
              PROCEDURE
                                                 */
/* GETS A CHAR FROM THE SERIAL PORT. CHAR IS !!!NOT!!!
                                                 */
/* ECHOED. THAT IS RESPONSIBILTY OF USER IN THIS CASE.
```

```
/* INPUT TO SERIAL PORT VIA SECS61 DOWN LOAD PROGRAM MAY
                                                 */
/* NOT BE ACCEPTED.
/* POINTER IS PPOVIDED BY USER SO HE CAN BE RETURNED THE
/* CHARACTER
                                                 */
/*---
/* CALLS MADE TO: RECV$CAHR
INSCHAR: PROCEDURE ( RETSPTR ) REENTRANT PUBLIC;
          DECLARE
            RETSPTR POINTER.
            INCHR BASED RETSPTR BYTE;
          DISABLE:
          INCHR = RECV$CHAR;
          ENABLE:
          RETURN:
      END; /* INSCHAR */
IN$NUM PROCEDURE BREWER 8-18-84
/*
1%.
/*
   GETS TWO ASCII CHAR FROM THE SERIAL PORT, EXAMINES
13,8
   THEM TO SEE IF THEY ARE IN THE SET Ø..F HEX AND FORMS
   A BYTE VALUE. EACH VALID HEX DIGIT IS ECHOED TO THE
14
   CRT. IMPROPER CHAR ARE IGNORED. NO ALLOWANCES ARE
13%
   MADE FOR WRONG DIGITS. GET IT RIGHT THE FIRST TIME.
14
14
                                                 */
   IF YOU ARE INDIRECTLY ACCESSING THE SERIAL PORT VIA
/#
   THE SBC861 DOWN LOAD PROGRAM FROM THE MDS SYSTEM
12%
   INPUT MAY NOT BE ACCEPTED. A POINTER IS PASSED BY THE*/
   USER SO THAT HE RETURNED THE CHARACTER.
/*
                                                 */
   CALLS MADE TO: INSHEX
INSNUM: PROCEDURF ( RETSPTR ) REENTRANT PUBLIC;
          DECLARE
            RETSPTR POINTER.
            NUM BASED RETSPTR BYTE;
          DISABLE:
          NUM = INSHEX;
          ENABLE:
          RETURN:
      END; /* INSNUM */
```

```
/* OUT$CHAR PROCEDURE /*--
/* SENDS A RYTE TO THE SERIAL PORT
/* CALL MADE TO: SEND$CHAR
OUTSCHAR: PROCEDURE ( CHAR ) REENTRANT PUBLIC;
        DECLARE CHAR BYTE:
        DISABLE:
        CALL SENDSCHAR ( CHAR );
        RETURN:
      END:
/* USING A POINTER TO A BUFFER IT WILL OUTPUT AN ENTIRE
/* LINE THRU THE SFRIAL POPT UNTIL AN '%' IS ENCOUNTERED
/* OR 80 CHARACTERS IS REACHED -- WHICH EVER IS FIRST. CR'S*/
/* AND LF'S CAN BE INCLUDED.
/* CALLS MADE TO: SEND$CHAR
OUTSLINE: PROCEDURE( LINESPTR ) REENTRANT PUBLIC;
        DECLARE
          LINESPTR POINTFR.
          LINE PASED LINESPTR (80) BYTE.
          II BYTE:
        DISABLE:
        DO II = \emptyset TO 79;
          IF LINE( II ) = '%' THEN GO TO DONE;
          CALL SENDSCHAR ( LINE ( II ) );
        DONE: ENABLE;
        RETHRN:
      END:
OUTPUTS A BYTE VAULE NUMBER THRU THE SERIAL PORT
```

```
DECLARE NUM BYTE:
       DISABLE:
       CALL OUTSHEX ( NUM );
       ENABLE:
       RETURN:
     END:
/* IN$DNUM PROCEDURE BREWER 8-18-84 */
/* GETS FOUR ASCII FROM SFRIAL PORT TO FORM WORD VALUE.
/* CRITERIA ARE THE SAME AS IN PROCEDURE INSNUM.
/* CALLS MADE TO: INSHEX
INSDNUM: PROCEDURE ( RETSPTR ) KEENTRANT PUBLIC;
       DECLARE
         RETSPTR POINTER.
         DNUM BASED RETSPTR WORD.
        (H. L) WORD;
       DISABLE:
       H = INSHEX;
       H = SHL(H, 8);
       L = INSHEX:
       DNUM = (H OR L);
       ENARTE:
       RETURN:
  END:
OUT$DNUM PROCEDURF FREWER 8-18-84 */
/* OUTPUTS A WORD VALUE NUMBER VIA THE SERIAL PORT
/*----*/
OUTSDNUM: PROCEDURE( DNUM ) REENTRANT PUBLIC;
       DECLARE
             WORD,
BYTE;
         DNUM
         SEND
```

OUTS NUM: PROCEDUPE(NUM) REENTRANT PUBLIC;

```
CALL OUTSHEX ( SEND );
         ENABLE:
         RETURN;
       END;
BREWEF 8-18-84
/* RECV$CHAR PROCEDUPE
/* BOTTEM LEVEL PROCEDURE THAT OPTAINS A CHAR FROM THE
/* SERIAL PORT. PARITY BIT IS REMOVED. CHAR IS !!NOT!!
                                              */
/* ECHOED.
                                             -*/
/* CALLS MADE TO: NONE
/本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本/
/*** MXTRACE ***** MXTRACE **** MXTRACE **** MXTRACE
RECVSCHAR: PROCEDURE BYTE REFNTRANT PUBLIC;
    DECLADE
       CHR
            BYTF:
    /* CHFCK PORT STATUS BIT 2 FOR RECEIVE-READY SIGNAL */
    DO WHILE (INPUT (ODAH) AND OZH) = O; END;
       CHP = (INPUT(QD8H) AND Q7FH);
       RETURN CHR;
END:
SEND$CHAR PROCEDURF BREWER 8-18-84
  OUTPUTS A BYTE THRU THE SERIAL PORT. THIS IS NOT A
126
/*
   SERVICE AVAILABLE THRU THE GATEKEEPER PUT IT IS CALLED*/
1 *
   BY MANY OF THOSE PROCEDURES. IT WILL STCP SENDING
14:
   (AND EVERYTPING ELSE) IF IT SEES A S AT INPUT. Q
                                              */
   WILL RELEASE THE PROCEDURE TO CONTINUE.
1%
                                              */
/*
   THE USER BEWARE!!!!! THIS IS ONLY A DIAGNOSTIC TOOL
                                              */
/*
   TO FREEZE THE CRT FOR STUDY. RELEASING IT DOESN'T
/*
   ASSURE NORMAL RESUMPTION OF EXECUTION. (YOU MAY FORCE*/
12/4
  ALL BOARDS TO IDLE FOR EXAMPLE.)
                                              */
/# _-
                                             -*/
   CALLS MADE TO:
                                              */
```

DISABLE;

SEND = HIGH(DNUM); CALL OUTSHEX(SEND); SEND = LOW(DNUM);

```
IF INCHR = 13H THEN
             DO WHILE (INCHR <> 11H);
               IF ((INPUT(2DAH) AND 02H) <> 2) THEY
                  INCER = (INPUT(@D&H) AND 37FH);
             END;
          DO WHILE (INPUT(\emptysetDAH) AND \emptyset1H) = \emptyset; END;
          OUTPUT(ØDSH) = CHAR;
          RETURN:
        END:
INSHEX PROCEDURE BREWER 8-18-84 */
           ×/
/*-----
  GETS 2 HEX CHAR FROM THE SERIAL PORT AND IGNORES ANY- */
/* THING ELSE. EACH VALID HEX DIGIT IS ECHOED TO THE */
/* SFRIAL PORT. A BYTE VALUE IS FORMED FROM THE TWO HEY */
/* CHAR.
/* CALLS MADE TO: RECVECHAR
INSHEX: PROCEDURE BYTE REENTRANT PUBLIC;
  DECLARE
     ASCII(*) BYTE DATA ('0123456789ABCDEF'),
     ASCIIL(*) BYTE DATA('0123456789',61H,62H,63H,64H,65H,
                       66H).
     (INCHR. HEXNUM. H. L) BYTE.
     FOUND
                        BYTE.
     STOP
                        BYTE;
     /* GET HIGH PART OF PYTF */
     FOUND = \emptyset;
     DO WHILE NOT FOUND;
        /* IF INVALID CHAR IS INPUT, COME BACK HERE */
       INCHR = RECVSCHAF;
        H = \emptyset:
        STOP = \emptyset:
        /* COMPARE CHAE TO HEX CHAR SET */
        DO WHILE NOT STOP:
         IF (INCHR=ASCII(H)) OR (INCHR = ASCIIL(H)) THEN DO;
            STOP = VFFH:
            FOUND = ØFFH:
            CALL SEND$CHAR( INCHR ); /* TO ECHO IT */
         END:
```

DECLARE (CHAR. INCHR) BYTE;

INCHE = $(INPUT(\emptysetD8H))$ AND $\emptyset7FH);$

/* CHECK PORT STATUS */

```
FLSF DO:
           H = H + 1;
           IF H = 10H THEN STOP = 0FFH;
         END; /* ELSF */
       END: /* DO WHILF */
       H = SHL(H, 4);
     END; /* DO WHILE */
     FOUND = \emptyset;
     DO WHILE NOT FOUND;
       INCHR = RFCVSCHAR;
       L = \emptyset H:
       STOP = \emptyset:
       DO WHILE NOT STOP;
         IF (INCHR=ASCII(L)) OR (INCHR=ASCIIL(L)) THEN DO;
           STOP = \emptyset FFH;
           FOUND = \emptyset FFH:
          CALL SENDSCHAR (INCHR);
         FND:
         FLSE DO;
          L = L + 1;
          IF L = 10H THEN STOP = 0FFH;
       END; /* ELSE */
     END; /* DO WHILE */
  END; /* DO WHILE */
  RETURN (H OR L):
END: /* INSHEX */
OUT$HEX PROCEDURE BREWER 8-18-84 */
     /* TRANSLATES BYTE VALUES TO ASCII CHARACTERS AND OUTPUTS*/
/* THEM THRU THE SERIAL PORT
OUTSHEX: PROCEDURE(B) REENTRANT PUBLIC:
          DECLARE B BYTE:
          DFCLARE ASCII(*) BYTE DATA ('0123456789ABCDEF');
          CALL SEND$CHAR(ASCII(SHR(B,4) AND ØFH));
          CALL SENDSCHAR (ASCII (B AND ØFH));
          RETURN:
       END:
```

/* END CONDITIONAL COMPILATION OF PROCEDURES NEEDED FOR MXTRACE

END; /* L2\$MODULE */

APPENDIX H

LEVEL I MCORTEX SOURCE CODE

The LEVEL I source code, written in PL/M-86, is contained in file LFVFL1.SRC. The SUBMIT utility [Ref. 19] is used to compile either MCORTEX or MXTRACE versions of KOPF. The MCORTEX version of LEVFL I is compiled by using the SUBMIT file L1CMPM.CSD. LEVEL I is one of the relocatable code modules shown in the SUBMIT file LNKKM.CSD in Appendix G. The SUBMIT file LOCKM.CSD is used to locate the various modules to file KORF. After transfer to the multi-user CP/M-86 system, the code is saved as KORE.OPS (as described in Appendix A). Analogous files are provided to generate KORE.TRC. The memory maps created by the linker and locator are included at the end of this appendix.

```
and the color of t
26 25 25
                                                                                                                                                                                                                   ***
                                                           T.1CMPM.CSD SUBMIT file
:F1:PLM86 :F1:LFVEL1.SRC SFT(MCORTEX) NOCOND LEFTMARGIN(7)
after that will not be after a find that with the control of the c
20 30 30
                                                           L1CMPT.CSD SUBMIT file
:F1:PLM86 :F1:LEVEL1.SRC RESET(MCORTEX) NOCOND LEFTMARGIN(?)
                                                                                            LARGE
<sup>我</sup>我不完成的,我也没有我的,我也没有我的,我也没有我的,我也没有我的,我也没有我的,我也没有我的,我也没有我的,我们就是我们的,我们就是我们的我们的,我们就
22 24 22
                                                           LNKKM, CSD
                                                                                                SUBMIT file
:F1:LINK86 :F1:LEVEL1.OBJ.:F1:LEVEL2.OBJ.:F1:SCHED.OBJ.&
:F1:INITK.OBJ.:F1:GLOBAL.OBJ TO :F1:KORE.LNK
水浆水
                                                           INKKT.CSD SUBMIT file
                                                                                                                                                                                                                   alcalcalc
*********************************
:F1:LINK86 :F1:LEVEL1.OBJ.:F1:LEVEL2.OBJ.:F1:SCHED.OBJ.&
·F1:INITK.OBJ.:F1:GLOBAL.OPJ TO :F1:KORE.LNK
** ** **
                                                                                                                                                                                                                   25 26 26
                                                           LOCKM.CSD
                                                                                               SUBMIT file
and the color of t
:F1:LOC86 :F1:KORE.LNK ADDRESSFS (SEGMENTS (&
STACK (ØC550H).
INITMOD CODF(04390H).&
GLOBALMODULE DATA (ØF5300H)))&
SEGSIZE (STACK (75H))&
RESERVE (OH TO OBSFFH)
```

LOCKT.CSD SUBMIT file :F1:LOC86 :F1:KORE.LNK ADDRESSES(SEGMENTS(& STACK (ØC5PØH).& INITMOD CODE(04390H).& GLOBALMODULE DATA (ØF53ØØH)))& SEGSIZE (STACK (75H))& RESERVE (OH TO OARFFH) LEVEL1 . SRC file /* FILE: LEVEL1.SRC BREWER 8-18-84 VERSION: PROCEDURES DEFINED: RETSVP RDYTHISVP GETWORK LOCATESEVC LOCATESSEQ IDLESPROC SAVESCONTEXT GETSSP MONITORSPROC REMARKS: (1) WARNING: SEVFRAL OF THE LITERAL DECLARATIONS BELOW HAVE A SIMILAR MEANING IN OTHER MODULES. THAT MEAN-ING IS COMMUNICATED ACPOSS MODULES BOUNDARIES. BE CARFFUL WHEN CHANGING THFM. (2) CONDITIONAL COMPILATION FACILITIES ARE USED TO PRODUCE TWO OS VERSIONS. 'MCORTEX' PROVIDES NO DIAGNOSTIC ASSISTANCE. WHEREAS "MXTRACE" PROVIDES DISPLAY MESSAGES ANNOUNCING THE ENTRY INTO VARIOUS OS PRIMITIVES. L1\$MODULE: DO; /* LOCAL DECLARATIONS X: / DECLARE 10'. MAXSCPII LITERALLY

```
100,
   MAX$VPS$CPU
                            LITERALLY
                                           1991
   MAXSCPUSSSMAXSVPSSCPU
                            LITERALLY
   FALSE
                            LITERALLY
   READY
                            LITERALLY
                            LITFRALLY
   RUNNING
   WATTING
                            T. TTERAT.T.Y
                                           119
   TRUE
                            LITERALLY
                                           '255'.
   NOT$ FOUND
                            LITERALLY
                                         100CNH1.
   PORTSCO
                            LITERALLY
   PORTSC2
                            TITERALLY
                                         '00C2H'
                                         'ØØCEH'
   PORTSCE
                            LITERALLY
                                         OCCAH '
   PORTSCA
                            LITERALLY
                                             · 0 · ·
   RESET
                            LITERALLY
                                           '77H'.
   INTSRETURN
                            T. TTERAT.T.Y
SIF MCORTEX
/李宗孝孝 MCORTEX 李孝孝孝 MCORTEX 李孝孝孝孝 MCORTEX 李孝孝孝 MCORTEX 李孝孝孝/
/本本本本 MCOPTEX 本本本本 MCORTEX 本本本本本 MCORTEX 本本本本 MCORTEX 中本本本/
                                       005DH',
005D0H',
0065H',
   IDLESSTACKSSEG
                            LITERALLY
                                                   - / ** *** ** /
                                                   /本本本本本本本本本本
   IDLFSSTACKSARS
                            LITERALLY
                                                   /********/
   INIT$STACK$SEG
                            LITERALLY
                                                    /***********/
                            LITERALLY 'ØC650H';
   INITSSTACKSARS
/**** MCORTEX **** MCORTEX **** MCORTEX **** MCORTEX
/ጽሑጽሑ MCORTEX ጽሑጽሎ MCORTEX ጽሑጽሎጵ MCORTEX ጵሎሎሎ MCORTEX ሎሎሎሎ/
SELSE
/本学学者 MXTFACE 本学本書 MXTPACE 本本学学者 MXTRACE 本本学者 MXTRACE 本本学学/
/**** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE *****/
                                         'Ø063H',
   IDLESSTACKSSEG
                            LITERALLY
                                        '00630H'
   IDLESSTACKSABS
                            LITERALLY
                                        '006BH'
   INITSSTACKSSFG
                            LITERALLY
```

LITERALLY

LITERALLY LITERALLY

/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本 / /本本本本 MXTRACE 本本本本 MXTRACE 本本本本 MXTRACE 本本本本 MXTRACE 本本本本 MXTRACE 本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本 / MXTRACE 本本本本本 / MXTRACE / MXTRAC

'006В0Н' '0073Н'

'ØC730H';

\$ENDIF

INIT\$STACK\$ABS

MONITORSSTACKSSEG

MONITORSSTACKSABS

```
*/
/*
    PROCESSOR DATA SEGMENT TABLE
1%
      INFORMATION PELEVANT TO THE PARTICULAR PHYSICAL
                                                        */
124
                                                         25/
      PROCESSOR ON WHICH IT IS RESIDENT.
1%
                                                         #/
/%
                    UNIQUE SEQUENTIAL NUMBER ASSIGNED TO
                                                        */
     CPHSNUMBEP:
                                                        : /
140
                    THIS REAL PROCESSOR.
1%
     VPSSTART:
                    VPM INDEX OF THE FIRST VIRTUAL
                                                         */
1%
                                                         » /
                    PROCESS ASSIGNED TO THIS REAL CPU.
/*
                                                         1:/
                    INDEX IN VPM OF LAST VIRTUAL...
     VPSEND:
                                                         */
1%
     VPSSPERSCPU:
                    THE NUMBER OF VP ASSIGNED TO THIS
1%
                    REAL CPU. MAX IS 10.
                                                         */
12:
                                                        */
                    VPM INDEX OF THE PROCESS MOST
     LASTSRUN:
1 3%
                    RECENTLY SWITCHED FROM RUNNING TO
                                                         4:/
/*
                    FITHER READY OR WAITING.
                                                         */
                                                        */
                    AN ARBITRARY MEASURE OF PERFORMANCE.
/*
     COUNTER:
                                                        */
124
                    COUNT MADE WHILE IN IDLE STATE.
DECLARE PRDS STRUCTURE
                    BYTF.
   (CPU$NUMBER
    VPSSTART
                    BYTE.
    VPSEND
                    BYTE.
    VPS $ PEB $ C PU
                    BYTE.
    LASTSRUN
                    PYTE.
    COUNTER
                    WORD) PUBLIC INITIAL (0.0.0.0.0.0);
#/
/* GLOBAL DATA BASE DECLARATIONS
                               'GLOBAL.SRC'
                                                         */
12%
     DECLARED PUBLIC IN FILE
                                                         */
/*
                     IN MODULE 'GLOBALSMODULE'
DECLARE VPM( MAXSCPUSSSMAXSVPSSCPU ) STRUCTURE
                      BYTF.
        (VPSID
                      BYTE.
        STATE
        VPSPPIOPITY
                      BYTF.
        EVCSTHREAD
                      RYTF.
        EVC$AW$VALUE
                      WOPD.
        SPSREG
                      WOPD.
        SSSREG
                      WORD) EXTERNAL;
     DECLARE
        CPUSINIT
                      BYTF FXTERNAL.
        HDW$INT$FLAG( MAX$CPU ) BYTF FXTERNAL.
        NR$VPS ( MAX$CPU ) BYTE EXTERNAL.
        NRSRPS
                      BYTE EXTERNAL.
        GLOBALSLOCK
                      BYTE EXTERNAL;
```

```
DECLARE
        EVENTS BYTE EXTERNAL.
        EVC$TPL(100) STRUCTUPE
          (EVCSNAME
                        BYTE.
           VALUE
                        WORD.
           REMOTESADDR WORD.
           THREAD
                        BYTE ) FXTERNAL:
     DECLARE
        SEQUENCERS BYTE EXTERNAL.
        SEOSTABLE(100) STRUCTURE
           (SEOSNAME
                        WORD) EXTERNAL;
            SFOSVALUE
/* DECLARATION OF EXTERNAL PROCEDURE REFERENCES
14
      THE FILE AND MODULE WHERE THEY ARE DEFINED ARE
                                                     */
1%
                                                     */
     LISTED.
     INITIALSPROC: PROCEDURE EXTERNAL: END;
        /* IN FILE: INITKK.SRC */
/* IN MODULE: INIT$MOD */
     AWAIT: PROCEDURE (FVCSID.AWAITEDSVALUE) EXTERNAL;
        DECLARE EVESID BYTE. AWAITEDSVALUE WORD;
     END:
     VPSCHEDULER: PROCEDURE EXTERNAL; END;
        /* IN FILE: SCHED.ASM */
     DECLARE INTVEC LAPEL EXTERNAL;
        /* IN FILE: SCHED.ASM */
     DECLAPE INTRSVECTOR POINTER AT (0110H) INITIAL (@INTVEC);
        /* IN FILE: SCHED.ASM */
/* THESE DIAGNOSTIC MESSAGES MAY EVENTUALLY BE REMOVED. Y/
    THE UTILITY PROCEDURES. HOWEVER. ARE ALSO USED BY THE */
                                                     */
/* MONITOR PROCESS. THEY SHOULD NOT BE REMOVED.
SIF NOT MCORTEX
/**** MXTHACE *** MXTRACE **** MXTRACE **** MXTRACE
/**** MXTFACE **** MXTRACE **** MXTRACE **** MXTRACE ****/
```

```
MSG1(*) RYTF INITIAL ('FNTERING RETSVP',13,10,'%'),
MSG1A(*) FYTE INITIAL ('RUNNINGSVPSINDEX = %'),
   MSG4(*) BYTE INITIAL ('ENTERING PDYTHISVP',13,10, %'),
   MSG4A(*) PYTE INITIAL ( SET VP TO READY: VP = %').
   MSG7(*) BYTE INITIAL ('ENTERING GETWORK',13.10,'%'),
   MSG7A(*) BYTE INITIAL ( SET VP TO PUNNING: VP = %').
   MSG7B(*) FYTF INITIAL (
                                     SELFCTED$DBR = %').
   MSG10(*) BYTE INITIAL ('ENTERING IDLESVP',13,10,'%')
MSG11(*) BYTE INITIAL ('UPDATE IDLE COUNT',13,10,'%')
                                                         1,13,10, %1).
   MSG12(*) PYTE INITIAL ('ENTERING KERNELSINIT', 10, 13, '%'), MSG20(*) BYTE INITIAL ('ENTERING LOCATESFVC', 10, 13, '%'), MSG22(*) FYTE INITIAL ('ENTERING LOCATESSEQ', 10, 13, '%'),
   MSG23(*) BYTE INITIAL (' FOUND',10,13,'%'),
MSG24(*) BYTE INITIAL (' NOT FOUND',10,13,'%');
DECLARE
   CR LITERALLY 'ØDH'
   LF LITERALLY 'OAH':
OUTSCHAR: PROCEDURE ( CHAR ) EXTERNAL;
   DECLARE CHAR BYTE;
END:
OUT$LINE: PROCEDURE( LINESPTR ) EXTERNAL;
   DECLARE LINESPTR POINTER:
END:
OUTSNUM: PROCEDURE( NUM ) FXTERNAL;
  DECLARE NUM BYTE:
END:
OUTSDNUM: PROCEDURE( DNUM ) EXTERNAL;
   DECLARE DNUM WORD;
END:
OUTSHEX: PROCEDURF(E) FXTTRNAL;
  DECLARE B BYTE:
END:
INSCHAR: PROCEDURE ( RETSPTR ) EXTERNAL;
   DECLARE RETSPIR POINTER;
END;
INSDNUM: PROCEDURE (RETSPTR) EXTERNAL;
   DECLARE RETSPTR POINTER;
INSNUM: PROCEDURE (PETSPTR) EXTERNAL;
   DECLARE RETSPTR POINTER;
END:
```

```
DECLARE IDLESSTACK
                STRUCTURE
    (LENGTH(@3@H)
                 WORD.
    RETSTYPE
                 WORD.
    BP
                 WORD.
    DΙ
                 WOPD.
    SI
                 WORD.
    DS
                 WOED.
    DX
                 WORD.
    CX
                 WORD.
    AX
                 WOPD.
    BX
                 WORD.
    ES
                 WORD.
                 POINTFR,
    START
                        /* IP.CS */
                 WORD) AT (IDLE$STACK$ABS)
    FL
        INITIAL (
INT$RFTURN,7AH,0,0,0,0,0,0,0,0,0,0IDLE$PROC.200H);
DECLARE INITSSTACK
                STRUCTURE
    (LENGTH(030H)
                 WOPD.
    RETSTYPE
                 WORD.
    BP
                 WORD.
    DΙ
                 WORD.
    SI
                 WORD.
    DS
                 WORD.
    DX
                 WORD.
    CX
                 WORD.
    AX
                 WORD.
    BX
                 WOPD.
    ES
                 WORD.
    START
                 POINTEF, /* IP,CS */
                 WORD) AT (INITSSTACKSABS)
    FT.
      INITIAL (
INT$RETURN,74H,0,0,0,0,0,0,0,0,0,0INITIAL$PROC.200H );
                /* 200H SETS THE IF FLAG */
```

\$IF NOT MCORTEX

```
/キャキキ MXTRACE キャキキ MXTRACE キャキキ MXTRACE キャキキ MXTRACE キャキキ/
/**** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE ****/
       DECLARE MONITORSSTACK STRUCTURE
           (LENGTH(030H)
                         WORD.
           RETSTYPE
                         WORD.
           RP
                         WORD.
           DI
                         WORD.
           SI
                         WORD.
           DS
                         WORD.
           DX
                         WORD.
           CX
                         WORD.
           ΔX
                         WORD.
           RX
                         WORD.
           FS
                         WORD.
           START
                         POINTER.
           FL
                         WORD) AT (MONITOR SSTACK SAES)
             INITIAL (
      INTSRETUPN. 7AH. 0.0.0.0.0.0.0.0.0.0MONITORSPROC. 200H );
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本/
/辛辛辛辛 MXTPACE 李辛辛辛 MXTPACE 李辛辛辛辛 MXTPACE 李李辛辛 MXTPACE 李辛辛辛/
SENDIE
/* USED BY THE SCHEDULER TO FIND OUT WHAT IS THE CURRENT
/* RUNNING PROCESS. IT'S INDFX IN VPM IS FETURNED.
                                            -4/
/* CALLS MADE TO: OUT$HEX OUT$CHAR
                                             4/
RETSVP: PROCEDURE BYTE REENTRANT PUBLIC:
       DECLARE RUNNING $ VP$INDEX BYTE:
SIF NOT MCORTEX
/キャネキ MXTRACE キャネキ MXTRACE キャネネキ MXTRACE キャネキ MXTRACE キャネキ/
/**** MXTRACE *** MXTRACE **** MXTRACE *** MXTRACE ****/
       CALL OUTSLINE (@MSG1);
```

SENDIE

```
/* SFARCH THE UP MAP FOR RUNNING PROCESS INDEX */
          RUNNING$VP$INDEX = PRDS.VP$START TO PRDS.VP$END;
          IF VPM( RUNNING S VPSINDEX ).STATE = HUNNING
       THEN GO TO FOUND;
END; /* DO */
       RUNNINGSVPSINDEX = PRDS.LASTSEUN:
     FOUND:
     SIF NOT MCORTEX
/**** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE ****/
/**** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE
       CALL OUTSLINE (@MSG1A);
       CALL OUTSHEX (RUNNINGSVPSINDEX);
       CALL OUTSCHAR(CR);
       CALL OUTSCHAR(LF);
SENDIF
       RETURN RUNNINGSVPSINDEX;
     END: /* RFTSVP PROCEDURE */
/* CALLS MADE TO: OUT$HEX OUT$CHAP */
RDYTHISVP: PROCEDURE REENTRANT PUBLIC;
SIF NOT MCORTEX
/本格格格 MXTRACE 在格格格 MXTRACE 在各格格格 MXTRACE 在格格格 MXTRACE 在格格格/
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本/
       CALL OUTSLINE (@MSG4);
SENDIF
       PRDS.LAST$RUN = RFT$VP; /* SAVE INDEX */
SIF NOT MCORTEX
/**** MXTRACE **** MXTRACE **** MXTRACF *** MXTRACE ****/
/キャネキ MXTRACE キャネキ MXTRACE キャネキャ MXTRACE ホネネキ MXTRACE ホネネキ/
```

CALL OUTSLINE (@MSG4A);

```
CALL OUTSCHAR (CR);
      CALL OUTSCHAR(LF);
SENDIF
      VPM(PRDS, LASTSRUN).STATE = READY:
      RETURN:
    END: /* EDYTHISVP PROCEDURE */
SAVES CURRENT STACK POINTER AND SEGMENT IN VPM
  CALLS MADE TO: RETSVP
SAVECONTEXT: PROCEDURE (STACKSPTR. STACKSSEG) REENTRANT
         PUBLIC:
  DECLARE (STACK$PTR. STACK$SEG) WORD;
  IF PRDS.LASTSRUN <> 255 THEN DO; /* IF ENTRY IS NOT */
                          /* FROM KORE START */
    VPM(PRDS.LAST$RUN).SP$REG = STACK$PTR; /*SAVF STACK*/
    VPM(PEDS.LAST$RUN).SS$REG = STACK$SEG; /* STATE */
  END:
    END;
/* GET$SP PROCEDURF BREWER 8-18-84 */
  RETURNS STACK POINTER OF CURPENT BUNNING PROCESS AS
  SAVED IN THE VIRTUAL PROCESSOR MAP
   CALLS MADE TO: RETSVP
GETSSP: PROCEDURE WORD REENTRANT PUBLIC:
  DECLARF N BYTE;
  N = RET$VP; /* GET CURRENT RUNNING VIRTUAL PROCESSOR */
  RETURN VPM(N).SP$REG; /* RETURN NEW VP STACK POINTER */
```

CALL OUTSHEX (PRDS.LASTSRUN);

END:

```
/* DETERMINES THE NEXT ELIGIBLE VIRTUAL PROCESSOR TO RUN */
   CALLS MADE TO: OUTSCHAP OUTSLINE OUTSDNUM
GETWORK: PROCEDURE WORD REENTRANT PUBLIC;
        DECLARE (PRI.N.I) BYTF;
        DECLARE SELECTEDSDBR WORD:
        DECLARE DISPLAY BYTF:
SIF NOT MCORTEX
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本/
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本 /
        CALL OUTSLINE (@MSG7);
SENDIF
        PRI = 255;
        DO /* SEARCH VPM FOR ELIGIBLE VIRTUAL PROCESSOR
            TO RUN */
          I = PRDS. VP$START TO PRDS. VP$END;
          IF /* THIS VP'S PRIORITY IS HIGHER THAN PRI */
             ((VPM(I).VP$PRIORITY <= PRI) AND
             (VPM(I).STATE = READY)) THEN DO;
                /* SELFCT THIS VIRTUAL PROCESSOR */
               PPI = VPM(I).VP$PRIORITY;
               N = I:
          END; /* IF */
        END; /* DO LOOP SEARCH OF VPM */
        /* SET SELECTED VIRTUAL PROCESSOR */
        VPM(N).STATE = PUNNING;
        SELECTED SDRE = VPM(N).SSSREG:
SIF NOT MCORTEX
/李辛辛辛 MXTRACE 辛辛辛辛 MXTRACE 李卒辛辛辛 MXTRACE 李辛辛辛 MXTRACE
/**** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE ****/
        CALL OUT$LINF(@MSG7A);
        CALL OUTSHEX(N);
        CALL OUTSCHAP(CP);
        CALL OUTSCHAR(LF);
        CALL CUTSLINE (@MSG7B);
        CALL OUT $ DNUM (S FLECTED $ DBR);
        CALL OUTSCHAR (CR);
        CALL OUTSCHAR(LF);
```

RETURN SFLECTEDSDBR;

END; /* GETWORK PROCEDURE */

```
/* LOCATESEVO PROCEDURE BREWER 8-18-84 */
/* FUNCTION CALL. RETURNS THF INDEX IN EVENTCOUNT TABLE */
/* OF THE EVENT NAME PASSED TO IT.
/* CALLS MADE TO: OUTSCHAR OUTSLINE
LOCATESEVC: PROCEDURE (EVENTSNAME) BYTE REENTRANT PUBLIC;
  DECLARE EVENTSNAME BYTE:
  DECLARE (MATCH.EVCTBL$INDEX) PYTE;
SIF NOT MCORTEX
/*** MXTRACE *** MXTRACE *** MXTRACE *** MXTRACE
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本/
       CALL OUT$LINF(@MSG20);
SENDIF
  MATCH = FALSE:
  EVCTBL$INDEX = \emptyset;
  /* SEARCH DOWN THE EVENTCOUNT TABLE TO LOCATE THE */
  /* DESIRED EVENTCOUNT BY MATCHING THE NAMES */
  DO WHILE (MATCH = FALSE) AND (EVCTBL$INDEX < EVENTS);
  /* DO WHILE HAVE NOT FOUND THE EVENTCOUNT AND HAVE NOT */
  /* REACHED END OF THE TABLE */
     IF EVENTSNAME = EVCSTBL(FVCTBLSINDEX), EVCSNAME THEN
       MATCH = TRUE;
     ELSE
       EVCTPL$INDEX = EVCTBL$INDEX+1;
  END; /* WHILE */
  /* IF HAVE FOUND THE EVENTCOUNT */
  IF (MATCH = TRUE) THEN DO:
     /* FETURN ITS INDEX IN THE EVESTEL */
SIF NOT MCORTEX
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本/
/**** MXTLACE **** MXTPACE **** MXTRACE **** MXTRACE
    CALL OUTSLINE (OMSG23);
SENDIF
     RETURN EVCTPLSINDFX;
  END:
  ELSE DO;
```

```
/* RETURN NOT FOUND CODE */
SIF NOT MCOPTEX
/**** MXTPACE **** MXTRACE ***** MXTRACE ****/
/李寺泰孝 MXTRACE 水水水类 MXTRACE 水水水水木 MXTRACE 水水水水 MXTRACE 水水水水/
    CALL OUTSLINE (@MSG24);
SFNDIF
    RETURN NOTSFOUND:
  END; /* ELSF */
END; /* LOCATESFVC PROCEDURE */
/* LOCATESSEO PROCEDURE
                            BREWFA 8-18-84 */
/* FUNCTION CALL TO RETURN THE INDEX OF THE SEQUENCES
/* SPECIFIED IN THE SEQ-TABLE.
/* CALLS MADE TO: OUT$LINE
LOCATESSEW: PROCEDURE (SEOSNAME) RYTE REENTRANT PUBLIC;
  DECLARE SEOSNAME BYTE;
  DECLARE ( MATCH. SEQTBL$INDEX ) BYTE;
```

SIF NOT MCORTEX

/**** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE ****/
/**** MXTRACE ****

CALL OUTSLINE (@MSG22);

\$ENDIF

```
MATCH = FALSE;
SEQTBL$INDEX = Ø;
DO WHILF (MATCH = FALSF) AND (SEQTBL$INDEX < SEQUENCEPS);
IF SEQ$NAME = SEQ$TABLF(SEQTBL$INDEX).SEQ$NAME THEN
MATCH = TRUE;
ELSE
SEQTBL$INDEX = SEQTBL$INDEX + 1;
END; /* WHILF */
IF (MATCH = TRUF) THEN DO;
```

SIF NOT MCORTEX

/**** MXTPACE **** MXTRACE **** MXTRACE **** MXTRACE ****/
/*** MXTRACE **** MXTRACE ****
CALL OUT\$LINE(@MSG23);

\$ENDIF

RETURN SFOTBLSINDEX; END; /* IF */ ELSE DO;

\$IF NOT MCOFTEX

/キャネ MXTRACE キャネキ MXTRACE キャネネカ MXTRACE キャネネ MXTRACE カース・アンドゥー・アンドゥ

\$ENDIF

RETURN NOTSFOUND; END; /* ELSF */ END; /* LOCATESSEO PROCEDURE */

```
SYSTEM PROCESSES
                                                 */
14
IDLE PROCESS
                                                 */
                                  BREWER 8-18-84
/*-
                                                 */
1%
   THIS PROCESS IS SCHEDULED IF ALL OTHER PROCESSES IN
135
   THE VPM ARE BLOCKED. THE STAPTING ADDRESS IS PROVIDED*/
14
   TO THE IDLESSTACK AND PLACED IN PRDS.IDLESDER. A
   CALL TO THE SCHEDULER IS MADE EVERY 4 MS IN THE
                                                 */
/×
/* FVENT THAT AN ONBOARD PROCESS WAS READIED BY AN
                                                 > /
/*
   OFFBOARD OPERATION (ADVANCE). EVERY 250 ITERATIONS
/*
   THE COUNT IS INCREMENTED BY ONE. THUS, THE COUNT IS
                                                 26/
12:
   INCREMENTED ONCE PER SECOND. THE COUNT IS MAINTAINED
                                                 */
13:
   IN THE PRDS TABLE AND IS A ROUGH MEASURE OF SYSTEM
                                                 : 1
/* PERFORMANCE BY GIVING AN INDICATION OF THE AMOUNT OF
                                                 * /
   TIME SPENT IN THE IDLF PROCESS.
1%
                                                 */
                 PLM86 PROCEDURE 'TIME'
/%
   CALLS MADE TO:
14
                 OUT$LINE
                                                 */
IDLESPROC: PROCEDUPE REENTRANT PUBLIC;
       DECLARE I PYTE;
SIF NOT MCORTEX
/**** MXTPACE **** MXTPACE **** MXTPACE **** MXTRACE ****/
/安徽安徽 MXTRACE 李徽安徽 MXTRACE 李徽李宗徽 MXTRACE 李泰安敦 MXTRACE 李卷李家/
       CALL OUTSLINE (@MSG10);
SENDIF
      LOOP: DO I = 1 TC 250;
      /* 4 MS DELAY */
            CALL TIME ( 10 );
            DO WHILE LOCKSSET (@GLOBALSLOCK, 119);
            /* ASSERT LOCK */
            END;
            CALL RDYTHISVP;
            CALL VPSCHEDULER;
           END:
                /* DO I */
SIF NOT MCORTEX
/**** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE
/辛辛辛辛 MXTRACE 李辛辛辛 MXTRACE 李辛辛辛 MXTRACE 李辛辛辛 MXTRACE 李李辛辛/
          CALL OUTSLINF (@MSG11);
```

```
PRDS.COUNTER = PRDS.COUNTER + 1;
GO TO LOOP;
FND; /* IDLF$PFOC */
```

```
/* MONITOR PROCESS BREWER 8-18-84 /*----
   THE MONITOR PROCESS IS INITIALIZED BY THE OS LIKE
   INIT AND IDLE. IT HAS THE PESERVED ID OF OFEH AND A */
/*
/* PRIORITY OF ØH. IT IS ALWAYS BLOCKED OR WAITING UNTIL*/
   IT IS PREEMTED BY THE USER.
                             -------------
   CALLS MADE TO: OUT$LINE OUT$CHAR
OUT$DNUM IN$DNUM
IN$NUM
                                                       * /
                                                       #/
1%
1:
SIF NOT MCORTEX
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本 MXTRACE 本本本本/
/**** MXTRACE **** MXTFACE **** MXTRACE **** MXTRACE ****/
MONITOR $PROC: PROCEDURE REENTRANT PUBLIC;
  DFCLARF
     PTR
                      POINTER.
     PTR2
                      POINTER.
     PTR3 BASED PTR2 POINTER.
     ADDR STRUCTURE (OFFSET WORD, BASE WORD).
     CONTENTS BASED PTR BYTE;
  DECLARE
     (LINFCOMPLETE, LOOP2) PYTE, (QUANTITY, COUNT) BYTE.
     (INCHR. INDEX. VALIDSCMD) PYTE;
  LOOP: VALID \leq CMD = \emptyset;
  CALL OUTSCHAF (CR);
  CALL OUTSCHAR (LF);
  CALL OUT & CHAD ( '. ');
  DO WHILE NOT VALIDSCMD:
     CALL INSCHAR (@INCHR);
     IF (INCHR = 'D') OR (INCHR = 'S') OR (INCHR = 'E') THEN
        VALIDSOMD = ØFFH;
        IF (INCHR=64H) OR (INCHR=65H) OR (INCHR=73H) THEN
          VALID$CMD = \emptyset FFH;
        IF VALIDSCMD = OFFH THEN CALL OUTSCHAR (INCHR);
  END; /* PO WHILE */
  IF (INCHE = 'D') OR (INCHE = 64H) THEN DO;
     /* DISPLAY COMMAND SECTION */
     CALL INSTNUM(GAPDR. PASE);
     CALL OUTSCHAR(':');
```

```
CALL INSDNUM(GADDR.OFFSFT);
   PTR2 = @ DDR;
   PTR = PTP3:
   /* CONTENTS SHOULD NOW BE SET */
   DO WHILE (INCHR<>CR) AND (INCHR<>23H);
      CALL INSCHAR(GINGHR);
   END: /* DO WUILE */
   IF INCH? = CR THEN DO:
      CALL OUTSCHAR ('-');
      CAIL OUTSNUM (CONTENTS);
      CALL OUTSCHAR(CR);
      CALL OUTSCHAF(LF);
         /* IF NORMAL 1 ADDR DISPLAY */
   END;
   IF INCHR = 23H THEN DO;
      COUNT = \emptyset;
      CALL OUTSCHAR ('#');
      CALL INSNUM(@QUANTITY);
      DO WHILE QUANTITY > 0;
        CALL OUTSCHAR (CR);
        CALL OUTSCHAR(LF);
        CALL OUTSDNUM (ADDR. PASE);
        CALL OUTSCHAR (':');
        CALL OUTSDNUM (ADDR.OFFSEI);
        LINECOMPLETE = FALSE;
        DO WHILE LINECOMPLETE = FALSE;
           CALL OUT$CHAR( ' ');
           CALL OUTSNUM (CONTENTS);
           ADDR.OFFSET = ADDR.OFFSET + 1;
           PTR = PTR3:
           QUANTITY = QUANTITY - 1;
           IF ((ADDR.OFFSET AND 000FH)=0) OR
                (QUANTITY = 0) THEN LINECOMPLETE=THUE;
        END: /* DO WHILE LINE NOT COMPLETE */
      END; /* DO WHILE QUANTITY */
   END: /* IF MULTI ADDR DISPLAY */
END: /* DISPLAY COMMAND SECTION */
IF (INCHR='S') OR (INCHR=73H) THEN DO;
     /* SUBSTITUTE COMMAND SECTION */
   CALL INSDNUM(GADDR.PASF);
   CALL OUTSCHAR(':');
   CALL INSDNUM(GADDR.OFFSET):
   CALL OUTSCHAR ('-'):
   PTR2 = @ADDR;
   PTR = PTP3;
      /* CURRENT CONTENTS SHOULD NOW BE AVAILABLE */
   CALL CUTSNUM(CONTENTS);
   LOOP2 = TRUE;
   DO WHILE LOOP2 = TRUF;
DO WHILE (INCHR<>',')AND(INCHR<>'')
                  AND(INCHR<>CR);
           CALL INSCHAR (GINCHR);
      END:
      IF (INCHR = CR) THFN LOOP2 = FALSE;
      IF (INCHR = '.') THEN DO;
```

```
/* SKIP THIS ADDR AND GO TO NEXT FOR SUB */
           CALL OUTSCHAR (CR);
           CALL OUTSCHAR (LF);
           ADDR.OFFSET = APDR.OFFSET + 1;
           PTR = PTR3:
           CALL OUTSDNUM (ADDR. BASF);
           CALL OUTSCHAR (':');
           CALL OUTSDNUM (ADDR.OFFSFT);
           CALL OUTSCHAR ('-');
           CALL OUTSNUM(CONTENTS);
         END; /* IF SKIP FOR NEXT SUB */
                        ') THEN DO;
         IF (INCHR = '
           CALL OUT$CHAR(
           CALL INSNUM (@CONTENTS);
           DO WHILE (INCHR<>CR)AND(INCHR<>'.');
              CALL INSCHAP (GINCHR);
           END:
           IF (INCHR = CR) THEN LOOP2 = FALSE;
IF (INCHR = '.') THEN DO;
              CALL OUT$CHAR(',');
              ADDR.OFFSET = ADDR.OFFSET + 1;
              PTR = PTR3;
              CALL OUTSCHAR(CR);
              CALL OUTSCHAR(LF);
              CALL OUTSDNUM(ADDR.BASE);
              CALL OUTSCHAR(':');
              CALL OUTSDNUM(ADDR.OFFSET);
              CALL OUTSCHAR( '-');
              CALL OUTSNUM (CONTENTS);
           END; /* IF GO TO NEXT ADDR */
         END; /* IF CHANGE CONTENTS */
         INCHR = 'X'; /* RFINITIALIZE CMD */
      END; /* LOOP. CONTINUOUS SUB CMD */
  END: /* SUBSTITUTE COMMAND SECTION */
   IF (INCHA='F') OR (IMCHR=65H) THEN DO;
        /* FIND OUT WHICH VPS IS RUNNING 'ME' */
      INDEX = PETSVP:
      /* NOW BLOCK MYSELF */
      DISABLE:
      PPDS.LAST$RUN = INDFX;
      VPM(INDEX).STATE = WAITING:
      CALL VPSCHEDULER; /* NO RETURN */
   END; /* IF */
  GO TO LOOP;
END; /* MONITOR PROCESS */
/**** MXTPACE **** MXTPACE **** MXTRACE ****
/**** MXTRACE **** MXTRACE **** MXTRACE ****
SENDIF
```

```
STARTING POINT OF THE OPERATING SYSTEM
/*
/* ROUTINE INITIALIZES THE OS AND IS NOT REPEATED.
/***************
/* TO INITIALIZE THE PRDS TABLE FOR THIS CPU */
DECLARE CPUSPTR POINTER DATA (GPRDS.CPUSNUMBER).
       ZZ BYTE;
  DISABLE;
SIF NOT MCORTEX
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 中本本本 MXTRACE 主本本本/
/キャッキ MXTPACE キャッキ MXTRACE キャッキャ MXTRACE キャッキ MXTRACE キャッキャ/
  CALL OUTSLINE (@MSG12);
SENDIF
/* INITIALIZE PPI AND PIC*/
  OUTPUT(PORTSCE) = ØCØH; /* PPI - MICROPOLIS + MCORTEX */
  OUTPUT (PORT $ C P ) = 13H; /* PIC - ICW1 - EDGE TRIGGERED */
  OUTPUT(PORT$C2) = 40H: /* PIC-ICW2-VECTOR TABLE ADDRESS */
  OUTPUT(PORTSC2) = ØFH; /* PIC-ICW4-MCS86 MODE. AUTO EOI */
  OUTPUT(PORT$C2) = ØAFH; /*PIC-MASK ALLOWING INT. 4 & 6 */
/* ESTABLISH UNIQUE SEQUENTIAL NUMBER FOR THIS CPU */
/* SET GLOBALSLOCK */
  DO WHILE LOCKSSET (@GLOBALSLOCK.119); END;
  PRDS.CPU$NUMPER = CPU$INIT;
  CPUSINIT = CPUSINIT + 1;
/* PFLFASE GLOBAL LOCK */
  GLOBAL $LOCK = \emptyset;
/* SET UP INITIAL START AND FND FOR PROC TABLE */
  PFDS.VPSSTAPT = 0;
  DO 7Z = 1 TO PRDS.CPUSNUMBER;
    PRDS.VP$START = PRDS.VP$START + MAX$VPS$CPU;
  END;
SIF MCORTEX
/本本本本 MCORTEX 本本本本 MCORTEX 本本本本本 MCORTEX 本本本本 MCORTEX 本本本本 /
/**** MCORTEX **** MCORTEX **** MCORTEX **** MCORTEX ****/
  PRDS. VP$FND = PRDS. VP$START + 1;
  PPDS.VPS$PED$CPU = 2;
/**** MCORTEX **** MCORTEX **** MCORTEX **** MCORTEX ****/
```

SELSE

```
/本辛辛辛 MXTFACE 李辛辛辛 MXTRACE 李辛辛辛辛 MXTRACE 李辛辛辛 MXTRACE 李辛辛辛/
   PRDS. VP$END = PRDS. VP$START + 2;
  PRDS.VPS$PFR$CPU = 3;
/本本本本 MXTRACE 本本本本 MXTRACE 本本本本本 MXTRACE 本本本本/
人类主要主 MALEVOCE 表示主法 WALEVOE 家庭企业来 WALEVOE 安庭企业 MALEVOE 法未完成人
SFNDIF
   /* INITIALIZE THE VP MAP FOR IDLE AND INIT PROC */
   /* AND MONITOR PROCESS */
  VPM(PRDS.VP$START).VP$ID = 255;
  VPM(PRDS.VP$START).STATF = 1;
  VPM(PRDS.VP$START).VP$PRIORITY = \emptyset;
  VPM(PRDS.VP$START).EVC$THREAD = 255;
  VPM(PRDS. VP$START). EVC$AW$VALUF = 0;
  VPM(PRDS. VP$START). SP$REG = 60H;
  VPM(PRDS.VP$START).SS$PFG = INIT$STACK$SEG;
  VPM(PPDS, VP$START+1), VP$ID = 255;
  VPM(PRDS.VP$START+1).STATE = 1;
  VPM(PRDS.VP$START+1).VP$PRIORITY = 255;
  VPM(PEDS.VP$START+1).EVC$THPFAD = 255;
  VPM(PRDS.VP$START+1).EVC$AW$VALUE = 0;
  VPM(PRDS.VP$STAPT+1).SP$REG = 60H;
  VPM(PRDS.VP$START+1).SS$RFG = IDLE$STACK$SFG;
SIF NOT MCCRIEX
/**** MXTPACF **** MXTPACF **** MXTPACE **** MXTRACF ****/
/空空空空 MXTRACE 空空空空 MXTRACE 空空空空空 MXTRACE 空空空空 MXTRACE 空空空空
  VPM(PRDS. VP$START+2). VP$ID = ØFEH;
  VPM(PRDS.VP$START+2).STATE = 7;
  VPM'PHDS. VPSSTART+2). VPSPRIORITY = 0;
  VPM(PFDS.VP$START+2).FVC$THPEAD = 255;
  VPM(PRDS.VP$START+2).EVC$AW$VALUE = 0;
  VPM(PRDS.VP$START+2).SP$REG = 60H;
  VPM(PPDS.VP$START+2).SS$REG = MONITOR$STACK$SEG;
· /本字字字 MX中PACE 李字字字 MX中PACE 李字字字 MX中PACE 李字字字 MX中PACE 李字字字/
/**** MXTFACE **** MXTRACE **** MXTRACE ****
SENDIF
  NRSRPS = NRSRPS + 1;
SIF MCOPTEX
/**** MCORTEX **** MCORTEX **** MCORTEX **** MCORTEX ****
/**** MCOPTEX **** MCOPTEX **** MCOPTEX ****/
  NESVPS (PRDS.CPU$NUMBER) = 2;
/**** MCORTEX **** MCORTEX **** MCORTEX **** MCORTEX
```

\$FLSE

```
/李孝孝孝 MXTRACE 孝孝孝孝 MXTRACE 孝孝孝孝孝 MXTRACE 孝孝孝孝
  NP$VPS(PPDS.CPU$NUMBER) = 3;
/老老老爷 MX中RACE 老老老老 MX中RACE 老老老老老 MX中RACE 老老老老 MXTRACE 老老老老/
人本本本本 MX POACE 本本本本 MXTPACE 本本本本本 MXTPACE 本本本本 MXTPACE 本本本本/
SENDIF
  HDW$INT$FLAG(PRDS.CPU$NUMPER) = \emptyset;
  ENABLE:
  PRDS.LASTSRUN = 255; /* INDICATE START ENTRY TO
                     SCHEDULER */
  CALL VPSCHEDULER;
                      /* - - NO FETURN */
TND: /* L1$MODULE */
水水水水水
       MCORTEX
                 MCORTEX
                           MCORTEX
ISIS-II MCS-86 LINKER, V1.1, INVOKED BY:
:F1:LINK86 :F1:LEVFL1.OPJ,:F1:LEVFL2.OPJ,:F1:SCHFD.OPJ,&
:F1:INITK.OBJ.:F1:GLOBAL.OBJ TO :F1:KORE.LNK
LINK MAP FOR :F1:KORE.LNK(L1MODULE)
LOGICAL SEGMENTS INCLUDED:
LENGTH ADDRESS
           SEGMENT
                         CLASS
Ø3D3H
            L1MODULE CODE
                         CODE
            L1MODULE DATA
0000E
                         PATA
@@4CH
            STACK
                         STACK
           MEMORY
                         MFMORY
ROSSB
           L2MODULE CODE
                         CODE
Ø9C4H ----
OCCOH!
            LZMODULE DATA
                         DATA
0000H
           ??S FG
     ____
      ---- SCHFDULER
0097H
001AH ----
            INITMOD CODE
                         CODE
0001H -----
           INITMOD DATA
                         DATA
MODON
           GLOBALMODULE C
                         CODE
           -ODE
           GLOBALMODULE D DATA
0737H
           -4TA
INPUT MODULES INCLUDED:
:F1:LFVEL1.OBJ(L1MODULE)
:F1:LEVFL2.OBJ(L2MODULE)
:F1:SCHED.OBJ(SCHED)
:F1:INITE.OPJ(INITMOD)
:F1:GLOBAL.OEJ(GLOBALMODULF)
```

ISIS-II MCS-96 LOCATER, V1.1 INVCKED BY: :F1:LOC86 :F1:KORE.LNK ADDRESSES(SEGMENTS(& STACK (ØC55ØH),& INITMOD_CODE(04390H),& GLOBALMODULE DATA (ØE5300H)))& SFGSIZF (STACK (75H))& RESERVE (ØH TO ØB6FFH) WARNING 56: SFGMENT IN RESERVED SPACE SEGMENT: (NO NAME)

WARNING 56: SEGMENT IN PESERVED SPACE

SEGMENT: INITMOD CODF

SYMBOL TABLE OF MODULE LIMOPULE PEAD FFOM FILF : F1: KORE. LNF WRITTEN TO FILT :F1:KORF

BASE	OFFSET	TYPE	SYMBOL	PASE	OFFSET	TYPE	SYMBOL
0C49H	0008H	РИВ	PRDS	ØВ7ØН	Ø38ØH	PUB	IDLFPROC
Ø B 7 Ø H	Ø302H	PUP	LOCATESEQ	0B70H	0284H	PUB	LOCATEEVC
@B7FF	020BH	PUB	GETWORK	0B70H	01E3H	PUB	GETSP
0B70H	Ø1AEH	PUP	SAVECONTEXT	ØB7ØH	Ø185H	PUP	RDYTHISVP
0B70H	Ø13AH	PUB	PETVP	ØBADH	Ø977H	PJB	DISTRI-
			,			BI	UTIONMAP
ØBADH	0953H	PUE	DEFINECTUSTER	OPADH	Ø814H	PUB	SYSTEMIO
ØBADH	06AFH	PUB	CREATEPROC	ØBADH	264EH	PUB	TICKET
ØBADH	05EBE	PUB	CREATES FQ	ØBADH	ØSFSH	PUP	PREEMPT
CBADH	025AH	PUB	ADVANCE	CBADH	O1AAH	PUB	OWOIT
ØBADH	0159F	PUP	READ	OBADH	00E3H	PUB	CREATEFVC
ØBADE	ØØ36H	PUR	GATEKEEPER	0C4 9H	OCCOH	PUB	VPSCHEDULFR
ØC4BH	00334	PUP	INTVEC	Ø439H	6 40 5 H	PUB	INITIALPROC
E530H	Ø25AH	PUB	VPM	E530H	065BH	PUB	SEQTABLE
F530H	0654H	PUB	SEQUENCERS	E530H	Ø659H	PUB	CPUINIT
E5304	@@@2H	bAb	EVCTBL	E530H	MODOR	PUF	TOC & T-
						(CLUSTERADOR
E539H	2658H	PUP	FVENTS	F1530H	064LH	BIIB	HDW INTFL AG
E530H	0644H	DUF	MRVPS	E5304	Ø643H	PUP	NRRPS
E53ØH	Ø642H	PUP	GLOBATILOCK				

MEMORY MAP OF MODULE LIMODULE READ FROM FILE :F1:KORE.LNK WRITTEN TO FILE :F1:KORE

MODULE START ADDRESS PARAGRAPH = @B70H OFFSET = 0030H SEGMENT MAP

START	STOP	LENGTH	ALIGN	NAME	CLASS
00110H	00113H	0004H	Δ	(ABSOLUTE)	
Ø439ØH	043A9H	001AH	W	INITMOD CODE	CODE
@B7@@H	GBADSH	03D3H	W	L1MODULE CODE	CODE
ØBAD4H	0C497H	09C4H	W	rswodnre_code	CODE
ØC498H	ØC498H	MODOR	W	GLOBALMODULE C	CODF
				-ODE	
ØC498H	0C49FH	ØØØ8H	W	L1MODULE DATA	DATA
OC4AOH	OC4AOH	Ø Ø Ø Ø H	W	L2MODULE DATA	DAPA
OC4ECH	0C4A2H	0001 H	W	INITMOD DATA	DATA
ØC4BØH	OC 4P OH	0000H	G	??SEG	
0C4B0H	00546H	0097H	(7	SCHEDULER	
00550H	ØC5C4H	ØØ75H	ĮV ₁	STACK	STACK
ØC5DØH	ØC649H	007AH	Α	(ABSOLUTE)	
ØC65ØH	PC609F	007AH	Δ	(ABSOLUTE)	
100001	100774	ववर्षम	A	(ABSOLUTE)	
E5300H	E5486H	Ø787H	W	GLOBALMODULE_D	DATA
				- A T A	
E5A88H	E54884	0000H	W	MFMORY	MEMORY

- 森林森森森

```
ISIS-II MCS-86 LINKFF, V1.1, INVOKED FY:
:F1:LINK96 :F1:LFVFL1.OBJ,:F1:LEVFL2.OBJ,:F1:SCHED.OPJ,&
:F1:INITK.OBJ,:F1:GLOBAL.OPJ TC :F1:KORE.LNK
LINK MAP FOR :F1:KORE.LNK(L1MODULE)
```

```
LOGICAL SEGMENTS INCLUDED:
LENGTH ADDRESS SEGMENT
                                CLASS
                L1MODULE GODE
Ø806H
                                CODE
Ø133H
               LIMODULE DATA
                                DATA
0062H
               STACK
                                STACK
               MEMORY
MODOGH
                                MEMORY
 ODFFH
       ----- L2MODULE CODE
                                CODE
00F5H
               L2MODULE DATA
                                DATA
 OOOOE
               ??SEG
               SCHEDULER
Ø097H
               INITMOD CODE
                                CODE
ØØ1 AH
               INITMOD DATA
0001H
                                DATA
@@@@H
               GLOBALMODULE C
                                CODE
               -ODF
Ø787H
               GLOBALMODULE D DATA
               -ATA
```

INPUT MODULES INCLUDED:

**** MXTRACE

:F1:LEVEL1.OBJ(L1MODULE)

:F1:LEVFL2.OBJ(L2MODULE)
:F1:SCHED.OPJ(SCHED)

:F1:SCHED.OFJ(SCHED)
:F1:INITK.OBJ(INITMOD)

:F1:GLOBAL.OBJ(GLOBALMODULE)

ISIS-II MCS-86 LCCATER, V1.1 INVOKED BY:
:F1:LOC86 :F1:KORF.LNK ADDPESSES (SEGMENTS (&
STACK (ØC5RØH), &
INITMOD_CODE (Ø438ØH), &
GLOBALMODULE_DATA (ØE53ØØH)))&
SEGSIZE (STACK (75H))&
RESERVE (ØH TO ØABFFH)
WARNING 56: SEGMENT IN PESERVED SPACE
SEGMENT: (NO NAME)

WARNING 56: SEGMENT IN RESERVED SPACE SEGMENT: INITMOD CODE

SYMBOL TAPLE OF MODULF LIMODULF READ FROM FILE :F1:KORE.LNK WRITTEN TO FILF :F1:KORE

PASE	OFFSET	TYPE	SYMPOL	BASE	OFFSET	TYPE	SYMBOL
0020H 0A00H 0A00H 0A00H 0A00H 0B40H 0B40H 0B40H	0006H 049CH 035EH 026BH 01DEH 0DD1H 0C7CH 0C2DH	PUB PUB PUB PUB PUB PUB PUB	PRDS IDLEPROC LOCATEEVC GETSP RDYTHISVP OUTHEX SENDCHAR OUTDNUM	PACPH PACPH PACPH PACPH PACPH PB4CH PB4CH	0505H 03FDH 0293H 0236H 0165H 0CCCH 0C59H 0BF4H	PUB PUB PUB PUB PUB PUB PUB	MONITORPROC LOCATESEO GETWORK SAVECONTEXT RETVP INHEX RECVCHAR INDNUM
ØF4CH ØB4CH ØB4CH	ØBDCH ØB75H ØB3FH	PUP PUP PUP	OUT CHAR INCHAR	ØB4CH ØB4CH ØB4CH	ØP8DH ØP5AH ØANEH	PUB PUB PUB	OUTLINE INNUM DISTHI-
ØB4CH ØB4CH	ØACAH Ø81BH	PUB PUB	DEFINECTUSTER CREATEPROC	ØB4CH ØP4CH	298BH	PUB PUB	UTIONMAP SYSTEMIO TICKET
ØB4CH ØB4CH	0729H 036CH	bAB bAB	CREATESFO ADVANCE	0B4CH 0B4CH	07AFH 0510H 02B1H	PUB PUB	PREEMPT AWAIT
ØB4CH ØB4CH ØC4FH	023DH 0068H 0033H	PUP PUP	READ GATEK TEPER INTVEC	ØB4CH ØC4FH Ø439H	Ø1A4H ØØØØH	PUB PUB	CREATEEVC VPSCHEDULER INITIALPROC
E530H E530H	025AH 065AH	PUP PUP	VPM SFOUFNCERS	E530H F530H	0002H 065BH 0659F	PUB PUB PUB	SFOTABLE CPUINIT
E530H E530H	0002H 0658H	PUB	TV CTPL EV FNTS	F530H F530H	0000H	PUB C	LOCAL- CLUSTERADDR HDWLMTRIAG
E530H	0644H 0642H	PUB PUP	NRVPS GLOBALLOCK	E530H	06454 0643H	PUB	HDWINTFLAG NRRPS

MEMORY MAP OF MODULE LIMODULE READ FROM FILE :F1:KORF.LMK WRITTEN TO FILE :F1:KORE

MODULE START APPRESS PARAGRAPH = MACCH OFFSET = MOSCH SEGMENT MAP

START	STOP	LENGTH	ALIGN	NAME	CLASS
00110H	00113H	0004Y	Α	(APSOLUTE)	
04390H	043A9H	0014H	W	INITMOD CODE	CODF
ØACØØH	0P4C54	08C6H	V)	L1MODULE CODE	CODF
ØB4C6H	00204H	ØDFFH	₩/	LZMODULE_CODE	CODE
00206H	@C206F	GOOGH	N	GLOBALMODULE_C	CODE
				-ODE	
ØC2C6H	0C3F2H	@133H	W	L1 MODULE_DATA	DATA
2C3F/H	0C4DFF	ØØE5H	W	LOMODULE DATA	DATA
2C4F2H	2C4EØH	0001 H	W	INITMOD_DATA	DATA
ØC4FØH	OC4FOF	0000 H	G	??SEG	
CC4FCE	00586H	0097H	G	SCHEDULER	
ØC5BØH	ØC621F	0075F	W	STACK	STACK
00630H	ØCFA9H	007AH	A	(ABSOLUTE)	
СС6ВАН	00729H	PPZAH	A	(ABSOLUTE)	
0C73ØH	0C7A9H	ØØ7AH	Ą	'APSOLUTE)	
10000H	10077日	M8700	Α	(ABSOLUTE)	
E5300H	E5A86H	0787H	W	GLOBALMODULE_D	DATA
E5A83H	E5A88H	0000H	V ₄	MEMORY	MEMCRY

APPENDIX I

SCHEDULER & INTERRUPT HANDLER SOURCE CODE

The ASM86 code in file SCHED. ASM is part of the LEVEL I module. Details pertaining to assembler invocation may be found in [Ref. 20] and [Fef. 21]. This module is linked into file KORE.LNK and its memory map is included in the map for KOPE.

EXTRN SAVTCONTEXT: FAR
EXTRN GETSP: FAR
EXTRN GETWOFK: FAR
EXTRN RDYTHISVP: FAR
EXTRN PRDS: BYTE
EXTRN HDWINTFLAG: BYTE
EXTRN GLOBALLOCK: BYTE

SCHEDULER SEGMENT PUBLIC YPSCHEDULER PUBLIC INTVEC

VPSCHEDULER PROC FAR

ASSUME CS:SCHEDULER
ASSUME DS:NOTHING
ASSUME SS:NOTHING
ASSUME ES:NOTHING

; ENTRY POINT FOR A CALL TO SCHEDULER

CLI PUSH DS MOV CX.0F

; SWAP VIRTUAL PROCESSORS. THIS IS DONE BY SAVING THE ;STACK BASE POINTER AND THE RETURN TYPE FLAG ON THE ;STACK, AND BY SAVING THE STACK SEGMENT AND STACK ;POINTER IN THE VIRTUAL PROCESSOR MAP.

INTJOIN: PUSH BP ;SAVE "CUPRENT" STACK BASE PUSH CX ;SAVE "CURRENT" IRET_IND FLAG MOV AX.SP PUSH AX ;SET UP SAVESCONTEXT PARAMETERS PUSH SS ; SET UP SAVESCONTEXT PARAMETERS CALL SAVECONTEXT CALL GETWORK GET NEW STACK SEGMENT PUSH AX -TEMPORY SAVE OF STACK SEGMENT CALL GETSP GET NEW STACK POINTER POP SS INSTALL NEW STACK SEGMENT MOV SP.AX INSTALL NEW STACK POINTER

; SWAP VIRTUAL PROCESSOR CONTEXT COMPLETE AT THIS POINT; NOW OPFRATING IN NEWLY SELECTED PROCESS STACK

```
POP CX
                        GET IRET IND FLAG
  POP PP
                        INSTALL NEW STACK BASE
   CHECK FOR RETURN TYPE, NORMAL OR INTERRUPT
  CMP CX,77H
  JZ INTRET
NORM RET: POP DS
  : UNLOCK GLOBALSLOCK
     AX.SEG GLOBALLOCK
  MOV ES. AX
  MOV ES:GLOBALLOCK.Ø
  STI
  PET
  VPSCHEDULER FNDP
;* INTERRUPT HANDLER
                                                    *
                                                   *
*
  INTERRUPT HANDLER PROC NEAR
  ASSUME CS:SCHEDULER
  ASSUME DS: NOTHING
  ASSUME SS: NOTHING
  ASSUME ES: NOTHING
INTVEC: CLI
  PUSH ES
           SAVE NEEDED REGS TO TEST INTERRUPT FLAG
  PUSH BX
  PUSH AX
  PUSH CX
  CALL HARDWAPF INT FLAG
  MOV AL. Ø
  XCHG AL.FS: HDWINTFLAG[BX]
  CMP AL. 77H
                      ; IS INT FLAG ON ?
                      ; IF 'YES' SAVE REST REGS
      PUSH_REST_REGS
  JZ
                      ; IF 'NOT' RESUME PREVIOUS
  POP CX
  POP AX
                      : EXECUTION POINT
  POP
      ВХ
  POP ES
  STI
  IRET
PUSH_REST_REGS: PUSH DX ; FLAG WAS ON SC NEED
  PUSH DS
                      ; RE-SECHEDULE
  PUSE SI
```

```
PUSH DI
  MOV AX.SEG GLOBALLOCK
  MOV ES. / X
CK: MOV AL.119
                       : LOCK GLOBAL LOCK
  LOCK XCHG ES:GLOBALLOCK.AL
  TEST AL. 4L
  JNZ CK
  CALL RDYTHISVP
  MOV CX.77H
                     ; JUMP TO SCHEDULER
  JMP INTJOIN
INTRET: POP DI
  POP SI
                         ; RETURN FOR
  POP DS
                         ; PROCESS WHICH
  POP DX
                         : HAD PREVIOUSLY
  POP CX
                         : BEEN INTEPRUPTED
         ; UNLOCK GLOBALSLOCK
      AX.SEG GLOBALLOCK
  MOV
  MOV ES, AX
  MOV ES:GLOPALLOCK, Ø
  POP AX
  POP BX
  POP ES
  STI
  IBET
  INTERRUPT HANDLER ENDP
25
: *
     HARDWARE INTERRUPT FLAG
* 2<sup>1</sup>C
                                                     25
  HARDWARE INT FLAG PROC NEAR
  ASSUME CS:SCHEDULER
  ASSUME D3:NOTHING
  ASSUME SS: NOTHING
  ASSUME ES: NOTHING
HDW FLAG: MOV AX.SEG PRDS
  MOV FS. AX
  MOV
      BX.ØH
      CL.ES:PRDS[BX]
                    # एवर कसर:
  MOV
  MOV CH.Ø
                       : RETURN IN BX
      BX . CX
  MOV
  MOV
      AX, SEG HDWINTFLAG ; SFT UP HDW$INT$FLAG
      ES. AX
                        : SEGMENT
  MOV
  RET
                        : RETURN IN ES REG
HARDWARE INT FLAG ENDP
SCHEDULER ENDS
END
```

APPENDIY J

GLOBAL DATA BASE AND INITIAL PROCESS CODE

Two files are contained in this appendix: GLOBAL.SRC AND INITK.ShC. They are separately compiled with the LARGE attribute. They are linked into the file: KORE.LNK. They are represented in the memory map for KORE presented at the end of Appendix F. INITK will be overwritten by an initialization module on each real processor.

```
/* FILE:
            GLOPAL'SRC
  VERSION:
             BREWER 2-18-84
  PROCEDURES
           NONE
   DEFINED:
  REMARKS: THIS MODULE CONTAINS PECLARATIONS FOR ALL THE
        GLOPAL DATA THAT RESIDES IN SHARED COMMON
        MEMORY. IT'S LOCATED THERE BY THE LOCATE COM-
        MAND AND BY SPECIFYING THAT THE
        GLOBAL SMODULE DATA SEGMENT BE LOCATED AT SOME
        APSOLUTE ADDRESS.
GLOBALSMODULE: DO:
1%
  THE FOLLOWING THREE LITERAL DECLARATIONS ARE ALSO
/* GIVEN IN THE LEVEL1 & LEVEL2 MODULES OF THE OPERATING */
/* SYSTEM. A CHANGE HERE WOULD HAVE TO BE REFLECTED IN
                                           */
                                           */
1%
  THOSE MODULES ALSO.
DECLARE
                          10,
10,
  MAXSCPU
                   LITERALLY
  MAXSVPSSCPU
                   LITERALLY
  MAX$CPU$$$$MAX$VPS$CPU LITERALLY '100';
DECLARE
  GLOBALSLOCK BYTE PUBLIC INITIAL(0);
       THIS SHOULD REFLECT THE MAXSCPU ABOVE */
DECLARE
              BYTE PUBLIC INITIAL(0).
  NR SR PS
  NRSVPS(MAXSCPU) PYTE PUPLIC
                  INITIAL(0,0,0,0,0,0,0,0,0,0);
DECLARE HDW$INT$FLAG(MAX$CPU) BYTE PUBLIC;
DECLARE EVENTS BYTF PUBLIC INITIAL(1);
DECLARE LOCALSCLUSTERS ADDR WORD PUBLIC;
DECLARE EVCSTBL(100) STRUCTURE
        (EVC$NAME
                  BYTE.
         VALUE
                  WORD.
         REMOTESADDR WORD.
```

```
THREAD BYTE) PUBLIC
                               INITIAL (@FEH.@.@FFFFH.255);
        /* EVC "FE" IS RESTRUED FOR THE OP SYS */
DECLARE CPUSINIT BYTE PUBLIC INITIAL(0);
DECLARE SEQUENCERS BYTE PUBLIC INITIAL (Ø);
DECLARE SFOSTABLE(100) STRUCTURE
           (SEQ$NAME
                         BYTE.
                         WORD) PUBLIC;
           SEOSVALUE
DECLARE VPM ( MAXSCPUSSSMAXSVPSSCPU ) STRUCTURE
           (VPSTD
                              BYTE.
           VPSSTATE
                              BYTE.
           VPSPRIORITY
                              BYTE.
           FVCSTHRFAD
                              BYTE.
           EVCSAWSVALUE
                              WORD.
                              WORD.
           SPSREG
           SSSREG
                              WORD) PUBLIC;
```

END; /* MODULE */

```
/* INITK MODULE BREWER 8-18-84
/*----×:/
/* THE CODE SEGMENT OF THIS MODULE IS WHAT RESERVES SPACE */
/* BY THE CS FOR THE USER INITIAL PROCESS. THIS IS
/* EXECUTIBLE IN IT'S OWN FIGHT. THUS IF THE USER DOES
                                                   #/
/* NOT PROVIDE AN INITIAL PROCESS THIS ONE WILL EXECUTE.
                                                   */
/* BLOCK ITSFLF, AND IDLE THE CPU. THE ADDRESS OF THE
                                                  */
/* INITIAL CODE SEGMENT IS PROVIDED TO LEVEL1 AND IT IS
                                                   */
/* REFLECTED IN THE PLM LOCATE COMMAND. THE ADDRESSES
                                                   * /
                                                   */
/* PROVIDED MUST AGREE. THIS PROCESS HAS THE HIGHEST
/* PRIOFITY AND WILL ALWAYS BE SCHEDULED FIRST BY THE
                                                   */
/* SCHEDULEr.
                                                   */
                                                   - * /
/* CALLS MADE TO: AWAIT
INIT$MOD: PO:
/本本本 MXTHACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTHACE 本本本/
/李字字 MXTRACE 李字字字 MXTRACE 李字字字 MXTRACE 李字字字 MXTRACE 李字字/
1:
    DECLARE
/>;
     MSG13(*) BYTE INITIAL(10. ENTERING INITIAL PROCESS (.
1%
                                13.10. (%');
/×
    OUT$LINE: PROCEDURE( PTR ) FXTERNAL;
13:
       DECLARE PTR POINTER:
12%
     END:
/*** MXTRACE **** MXTRACE **** MXTPACE ***** MXTRACE ***/
/*** MXTRACE **** MXTRACE **** MXTRACE **** MXTRACE ***/
AWAIT: PROCEDUPE( NAME, VALUF ) EXTERNAL;
       DECLARF NAME BYTF. VALUE WORD;
END;
INITIALSPPOC: PROCEDURE PUBLIC;
 DECLARE I BYTE;
/# AFTER INITIALIZATION THIS PROCESS BLOCKS
/* ITSELF TO ALLOW THE NEWLY CREATED PROCESSES
/* TO BE SCHEDULED.
                                           */
/* THIS AREA SHOULD BE WRITTEN OVER BY USER INIT */
/* PROCEDURE MODULE.
                                           * /
/*** MXTRACE **** MXTRACE **** MXTRACE ****
/李辛基 MXTRACE 李辛基辛基 MXTRACE 李辛基基基 MXTRACE 李基基基基 MXTRACE 李華基/
/* CALL OUTSLINE(@MSG13);
/辛辛格 MXTRACE 李本本字本 MXTRACE 李本本本本 MXTRACE 李本本本本 MXTRACE 李本本/
/本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本本本 MXTRACE 本本本/
   CALL AWAIT ( ØFEH, 1);
 END; /* INITIAL$PROC */
END; /* INITSMOD */
```

APPENDIX K

NI3010 DEVICE DELVER AND PACKET PROCESSOR SOURCE CODE

This code consists of PL/I-86 modules and 8086 assembly language modules. PL/I-86 is primarily an applications programming language, rather than a systems development language. As such, it does not have the language features to gain access to the 8086 processor or MULTIBUS hardware. In situations where it is necessary to access hardware-dependent components, RASM86 [Ref. 18] modules are called. These assembly language routines are located in file ASMROUT.A86 (assembly language routines), and are linked with the PL/I-86 modules.

MCORTEX system process with a dedicated real processor. Its linking conventions and use of MCORTEX primitives are identical to any user process. The notable exception is the use of its initialization module to define the cluster address, create sequencers, create eventcounts, and distribute the eventcounts.

The Driver also reads a file called ADDRESS.DAT to determine its own physical Ethernet address and addresses to load into its multicast (or group) address table. Note the type of data in ADDRESS.DAT must be bit string for addresses, and fixed binary for the number of group addresses.

The SYSINIT1.PLI file is the initialization module for Cluster 1 and SYSINIT2.PLI is the initialization module for Cluster 2. These files and ADDRESS.FAT are the only system files that must be changed when new MCORTEX processes are added, causing a change in eventcount distributivity. MCORTEX processes may be readily ported in executable image form from one cluster to another. The eventcount distribution changes only require a change in the Driver initialization modules and the cluster ADDRESS.DAT files. The amount of recompilation and linking is kept to the absolute minimum with this schema.

The contents of SYSDEF.PLI (Appendix E), ADDRESS.DAT, and the Driver initialization modules reflect the current system configuration. This is the demonstration process described in Appendix F.

Due to thesis format requirements, the structure of the source code is slightly altered, i.e., PL/I statements are not necessarily compilable as illustrated.

```
非常非
                            Cluster 1 ADDPESS.PAT file
                                                                                                                                                   25 25 25
1,
'Ø@@@@@@@'b,'@@@@@@P1'b,
 '0000000000'b.'000000001'h
SYSINIT1.PLI file
ne not necessarily the state of the state of
sysinit1: proc options (main);
            %include 'sysdef.pli';
            %replace
                    EVC TYPE by '00'h4:
             /* main */
                    call define cluster ('0001'b4); /* must be called
                                                                                                               prior to creating
                                                                                                               evc's */
                    /本本本本 USER 本本本本/
                    call create evc (TPACK IN);
                    call create evc (TRACK OUT);
                    call create evc (MISSILE ORDER IN);
                    call create evc (MISSILE ORDER OUT);
                    /本キャ SYSTEM キキキ/
                    call create evc (ERB READ);
                    call create evc (ERB WRITE);
                    call create seq (ERB WRITE REQUEST);
                    /* distrib. map called after eventcounts have
                            been created */
                    call distribution map (EVC TYPE, TRACK IN, '0003' b4);
                    /* local and remote copy of TRACK_IN needed */
call distribution_map (EVC_TYPE, MISSILE_ORDER_OUT,
                                                                                '0003'b4);
                    call create proc ('fc'b4, '80'b4,
                                                                    '0950'b4. '0800'b4. '005f'b4.
```

```
'0439'b4, '0800'b4, '0800'b4); call await ('fe'b4, '01'b4);
end sysinit1;
32 32 32
                                Cluster 2 ADDRESS.DAT file
                                                                                                                                                                        מב שלב שב
********************************
1,
 '000000000'b.'00000010'b.
 '000000000'b,'00000010'b
水水水
                                                           SYSINITZ.PLI file
ater ater ater ater at the presentation of the after ater at the ater at the ater at the attraction at the ater at the attraction at the a
sysinit2: proc options (main);
              %include 'sysdef.pli';
              %replace
                        EVC TYPE
                                                          by '00'b4;
              /* main */
                       call define cluster ('0002'b4); /* must be called
                                                                                                                               prior to creating
                                                                                                                               evc's */
                       /李本本本 USER 李本本本/
                       call create_evc (TRACK_IN);
call create_evc (TRACK_OUT);
                       call create_evc (MISSILE ORDER IN);
                       call create evc (MISSILE ORDER OUT);
                        /李本本 SYSTEM 本本本/
                       call create evc (ERB READ);
                       call create evc (ERB WRITE);
                       call create seq (ERB WRITE REQUEST);
```

```
/* distrib. map called after eventcounts have
                              been created */
                      call distribution map (EVC TYPE, TRACK OUT, '0003'b4);
                          /* local and remote copy of TRACK IN needed */
                      call distribution map (EVC TYPE. MISSILE ORDER IN.
                                                                                    (0003 b4):
                /* local and remote copy of MISSILE ORDER IN needed */
                      call create proc ('fc'b4, '80'b4,
                                                                       '0950'b4, '0800'b4, '005f'b4, '0439'b4, '0800'b4, '0800'b4, '0800'b4);
                      call await ('fe'b4. '0001'b4);
end sysinit2:
and the pict also apply also apply also apply also apply and apply and apply and apply and apply and apply apply apply and apply and apply and apply apply apply and apply and apply and apply apply apply and apply app
NI3010.DCL file
%replace
                                                   I/O port addresses
These values are specific to the use of the INTERLAN
NI3010 MULTIBUS to ETHERNET interface board. Any change to the I/O port address of '00b0' hex (done so with a DIP
switch) will require a change to these addresses to
reflect that change.
                                                                                                             */
                                                                                        by 'b0' b4,
by 'b1' b4,
        command register
        command status register
        transmit data register
                                                                                         by 'b2'b4.
                                                                                         by 'b5'b4.
        interrupt status reg
                                                                                                 'b8'b4,
        interrupt erable register
                                                                                         bу
                                                                                        by 'bc'b4.
        high byte count reg
        low byte count reg
                                                                                         by 'bd'b4.
        /* end of I/O port addresses */
        /* Interrupt enable status register values */
        disable_ni3010 interrupts by '00'b4.
        ni3010 intrpts disabled
                                                                                       by '00'b4,
```

12%

receive block available

transmit dma done receive dma done by '04' b4, by '06' b4,

by '07'b4.

```
124
      end register values */
  1%
      Command Function Codes */
                            by '01'b4.
  module interface loopback
  internal loopback
                               '02'b4.
                             ηv
  clear loopback
                             bv
                               '03'b4.
  go offline
                               '08'b4.
                             bУ
  go online
                               '09'b4.
                             bУ
                               'Øa'b4,
  onboard diagnostic
                             рv
                               '0e'b4.
  clr insert source
                             bv
                               '28'b4.
  load transmit data
                            bv
                               29'b4,
  load and send
                             by
                             by '2a'b4.
  load_group_addresses
                             by '3f'h4:
  reset
1%
                               >k /
    end Command Function Codes
SYSDEV.PLI file
***************
sysdev: procedure;
/* Date:
                 1 SEPTEMBER 1984
  Programmer:
                 David J. BREWER
  Module Function: To serve as the Ethernet Communication
                 Controller Board (NI3010) device
                 handler. This process is scheduled
                 under MCORTEX and consumes Ethernet
                 Requests Packets (ERP) generated by
                 the SYSTEMSIO routine in LEVEL2.SRC.
                 It also processes any inbound packets
                 by analyzing the packet contents and
                 making the appropriate MCORTEX calls.
                                                 */
  %replace
     evc type
                     by '00'b4.
     erb block len
                       by 20.
     erb block len m1
                       by 19.
```

by 32767;

infinity

%include 'sysdef.pli';

```
DECLARE
```

```
erb(Ø:erb block len m1) based (block ptr),
   1
                         bit (8),
           2 command
           2 type_name
                         bit (8).
           2 name value bit (16).
           2 remote addr bit (16);
DECLARE
   1
        transmit data block based (xmit ptr),
           2 destination address a
                 bit (8),
           2 destination_address_b
                 bit (8).
           2 destination_address_c
                 bit (8),
           2 destination address d
                 bit (8).
           2 destination address e
           bit (8) ,
2 destination_address_f
                 bit (8),
           2 source address a
                 bit (8) .
           2 source address b
                 bit (8).
           2 source address c
                 bit (8).
           2 source address d
                 bit (8),
           2 source address e
                 bit (8) .
           2 source address f
                 bit(8),
           2 type field a
                 bit (8),
           2 type field b
                 bit (8).
           2 data (46) bit (8).
   1 receive data block based (rcv ptr),
                                bit (8).
      2 frame status
      2 null byte.
                                bit (8).
                                bit (3),
      2 frame_length_lsb
      2 frame length_msb
                                bit (8).
```

```
2 destination address a bit (8),
        2 destination address b bit (3),
        2 destination address c bit (8).
        2 destination address d bit (8)
        2 destination address e bit (3).
        2 destination address f bit (8)
        2 source address a
                                 bit (8)
        2 source_address_b
                                 bit (8),
        2 source address c
                                 bit (8)
        2 source address d
                                 bit (3)
        2 source address e
                                 bit (8).
        2 source address f
                                 bit (8)
                                 bit (8),
        2 type field a
        2 type field b
                                 bit (8) .
        2 data(46)
                                 bit (8) .
        2 crc msb
                                 bit (2)
        2 crc upper middle byte bit (8),
        2 crc lower middle byte
                                 bit (8)
        2 crc 1sb
                                 bit (8).
      (xmit ptr, rcv ptr, block ptr) pointer,
     index fixed bin (15).
     (addr_e, addr_f) bit (8),
     address file.
     copy ie register bit (8),
     (cluster addr,erb write value,i) bit (16).
      (j.k) fixed bin (15).
     reg value bit (8) .
     write io port entry (bit (8), bit (8)),
     read io port entry (bit (8), bit (8)),
     initialize cpu interrupts
                                entry.
     enable_cpu_interrupts
                                   entry,
     disable cpu interrupts
                                   entry.
     write bar entry (bit(16));
          end module listing */
  %replace
   /* codes specific to the Intel 8259a Programmable
      Interrupt Controller (PIC) */
                   icw1 port address
                                            by 'co'b4,
                                            by 'c2'b4.
/* note that */
                   icw2 port address
                                           by 'c2'b4.
/* icw2.icw4.*/
                   icw4 port address
                                            by 'c2'b4,
/* and new
                   ocw_port_address
/* use same
            */
/* port addr */
     /* note: icw ==> initialization
                      control
```

```
word
      ocw ==> operational
      command
                         */
      word
                                  by '13'b4.
      icw1
   /* single PIC configuration, edge
    triggered input */
                                  by '40'b4.
      icw2
   /* most significant bits of vectoring
      byte; for an interrupt 5,
      the effective address will be
      (icw2 + interrupt #) * 4 which
      will be (40 \text{ hex} + 5) * 4 =
      114 hex
                                 by '0f'b4.
      icw4
   /* automatic end of interrupt
      and buffered mode/master */
                                 by '8f'b4;
      ocw1
/* unmask interrupt 4 (bit 4), */
```

/* unmask interrupt 4 (bit 4), */
/* interrupt 5 (bit 5), and */
/* interrupt 6 (bit 6), mask all others */

/* end 8259a codes */

/* include constants specific to the NI3010 board */

%include 'ni3010.dcl';

```
/* Main Pody */
call write io port(interrupt enable register,
                    disable nī3010 interrupts);
call initialize_pic;
call initialize cpu interrupts;
call read io port (command status register, reg value);
call perform command (reset);
call program group addresses;
/* assignments to the source and destination address
   fields that will not change */
call perform command (clr insert source);
/* NI3010 performance is enhanced in this mode */
unspec(block ptr) = block ptr value;
unspec(rcv ptr) = rcv ptr value;
unspec(xmit ptr) = xmit ptr value;
/* make one time assignments to transmit data block */
transmit_data_block.destination_address_a = '03'b4;
transmit data block.destination address b = '00'b4;
transmit data block.destination address c = '00'b4;
transmit data block.destination address d = '00' b4;
transmit_data_block.source_address_a = '03'b4;
transmit_data_block.source_address_b = '00'b4;
transmit data block.source_address_c = '00'b4;
transmit data block.source address d = '00'b4;
/* get the local cluster address - file was
                                              */
   opened in proc program group addresses
get file (address) list (addr e, addr f);
transmit data block.source address e = addr e;
transmit data block.source_address_f = addr_f;
cluster addr = addr e !! addr f;
put skip (2) edit (7*** CLUSTFR ', cluster_addr,
                    'Initialization Complete ***')
                    (col(15).a.b4(4).a);
i = 0001 b4;
call perform command (go online);
/* at this point copy ie reg = PBA , but
   ie reg on NI3010 is actually disabled */
call disable cpu interrupts;
```

```
do k = 1 to infinity;
 /* note: interrupt not allowed during a
     call to MCORTEX primitive
   erb write value = read(ERB WRITE);
       /* In the MXTRACE version of the RTOS
          all primitive calls clear and
          set interrupts (diagnostic message
          routines), so the NI3010 interrupts
          must be disabled on entry to MXTRACE */
  do while (erb write value < i);
             /* busy waiting */
      erb write value = read(EPB WRITE);
     copy ie register=receive block available;
      call write io port(interrupt enable register.
                         receive_block_available);
      call enable cpu interrupts;
     /* if a packet has been received, this
         is when an interrupt may occur - can
         see that outhound packets are always
         favored.
                    */
     do j = 1 to 1000;
        /* interrupt window for packets received */
     end; /* do j */
     call disable cpu interrupts;
      if (copy ie register = receive dma done) then
     do;
      /* receive DMA operation started, so let
          firish. */
           call enable cpu interrupts;
           do while (copy ie register=receive dma done);
           call disable cpu interrupts;
     end; /* ift */
      copy ie register = disable ni3010 interrupts;
      call write io port(interrupt enable register,
                         disable ni3010 interrupts);
  end: /* busy */
   /* FkB has an ERP in it, so process it */
  /* no external interrupts (RBA) until
     the ERP is consumed and the packet
                    */
     gets sent
   index = mod((fixed(i) - 1), erb_block_len);
       /* 32k limit on parameter to fixed fcn. */
   transmit data block.data(1) = erb(index).command;
   transmit data block.data(2) = erb(index).type name;
   transmit data block.data(3) =
                           substr(erb(index).name value,
                           9,8);
```

```
transmit data block.data(4) =
                           substr(erb(index).name value,
                            1.8);
     transmit data block.destination address e =
                  substr(erb(index).remote addr. 1.8);
     transmit data block.destination address f =
                  substr(erb(index).remote addr, 9.8);
     call advance (ERB READ); /* caution here !!!!
                           an ADVANCE will result in a
                           call to VP$SCHEDULER, which
                           will set CPU interrupts on exit.
                           It's the reason NI3010 interrupts
                           are disabled first in the
                           Do While loop above. */
  /* packet ready to go, so send it */
  call transmit packet;
  /* copy ie_register = RBA , but not actual register */
  call disable opu interrupts;
  /* setting up for next FRP consumption */
i = add2bit16(i, '0001'b4);
end; /* do forever */
       /* end main body */
initialize pic: procedure;
  DECLARE
     write io port entry (bit (8), bit(8));
  call write io port (icw1_port_address,icw1);
  call write_io_port (icw2_port_address,icw2);
  call write_io_port (icw1_port_address,icw4);
  call write io port (ocw port address,ocw1);
end initialize pic;
```

```
perform_command: procedure (command);
   DECLARE
      command bit (8)
      reg value bit (8) .
      srf bit (8).
      write io port entry (bit (8), bit (8)),
      read io port entry (bit (8), bit (8));
   /* end declarations */
   srf = '0'b4;
  call write_io_port (command_register.command);
do while ((srf & '01'b4) = '00'b4);
     call read io port (interrupt status reg. srf);
   end; /* do while */
   call read io port (command status register, reg value);
  if (reg value > '01'b4) then
  do;
     /* not (SUCCESS or SUCCESS with Retries) */
     put skip edit ( *** ETHERNET Board Failure **** )
                   (col(20).a);
                /* when this occurs, run the diagnostic
                  routine T3010/Cx, where x is the
                   current cluster number */
     stop;
   end; /* itd */
end perform command;
transmit packet: procedure external;
   DECLARE
      srf bit (8).
     reg value bit (8).
     write io port entry (bit (8), bit (8)),
     read_io_port entry (bit (8), bit (8)).
     enable_cpu_interrupts entry, disable_cpu_interrupts entry,
     write bar entry (bit(16));
```

```
/* begin */
   srf = '0'b4;
  call write bar (xmit ptr value);
   call write io port(high byte count reg, '00'b4);
  call write_io_port(low_byte_count_reg, '3c'b4);
   copy ie register = transmit dma done;
   call write_io_port(interrupt_enable_register,
                     transmit dma done);
   call enable cpu_interrupts;
   do while (copy ie register = transmit dma done);
   end; /* loop until the interrupt handler
            takes care of the TDD interrupt -
            it sets copy ie_register = RBA */
   call perform command (load and send);
end transmit packet;
HL interrupt handler: procedure external;
   /* This routine is called from the low level
     8086 assembly language interrupt routine */
  DECLARE
     write io port entry (bit (8), bit (8)),
     read io port entry (bit (8), bit (8)),
     enable cpu interrupts
                                  entry.
     disable cpu interrupts
                                  entry.
     write bar entry (bit(16));
  /* begin */
  call write in port(interrupt enable register.
                     disable mi3010 interrupts);
   if (copy ie register = receive block available)
   then do:
     call write bar (rcv ptr value);
     call write io port(high hyte_count_reg, '05'b4);
     call write io port(low byte count reg, f2'b4);
     /* iritiate receive DMA */
     copy ie register = receive dma done;
     call write io port(interrupt enable register,
```

```
end; /* do */
   else
      if (copy ie register = receive dma done) then
      do:
         call process packet;
         copy ie register = receive block available;
         call write io port(interrupt enable register.
                             receive block available);
            /* if then do */
      end;
      e 1 se
         if (copy ie register = transmit dma done)
         then do:
              copy ie register = receive block available;
              /* NI3010 interrupts disabled on entry */
               /* if then do */
               end HL irterrupt handler;
/本格本格格在特殊中的特殊的的特殊的特殊的特殊的特殊的特殊的基本的特殊的特殊的特殊的特殊的特殊的特殊的特殊的特殊的特殊的特殊的特殊的特殊。/
process packet: procedure;
DECLARE
   local evo value bit (16),
   data ptr pointer.
   remote evo value bit (16) based (data ptr);
   if (receive data block.data(1) = evc type) then
   do;
      data ptr = addr(receive data block.data(3));
      /* remote evo value now has a value */
      local evc value = read(receive data block.data(2));
      do while (local evc value < remote evc value);
         call advance (receive data block.data(2));
         local evc value = add2bit16(local evc value,
                                      (0001 b4);
      end:
      call disable cpu interrupts;
      /* this must be done due to setting of
         cpu interrupts by calls to MCORTEX's
         VP$SCHEDULFR via ADVANCE */
```

receive dma done);

```
end; /* itd */
     /* only type packet in this limited implem. */
end process packet;
program group addresses: procedure;
  DECLARE
     1 group addr(40) based (group ptr),
        2 mc group field a
             hit (2).
        2 mc group field b
            hit (8).
        2 mc group field c
             hit (8).
        2 mc_group_field d
             bit (8).
        2 mc_group_field e
             bit (8).
        2 mc group field f
             bit (8);
  DECLARE
     (group ptr.p) pointer,
     (field e, field f) bit (8),
     bit 8 groups bit (8) based (p).
     (i.num groups, groups times 6) fixed bin (7);
  unspec(group ptr) = xmit ptr value;
  open file (address) stream input;
  get file (address) list (num groups);
  do i = 1 to num groups;
     group_addr(i).mc_group_field_a = '03'b4;
     group_addr(i).mc_group_field_b = '00'b4;
     group_addr(i).mc_group_field_c = '00't4;
     group_addr(i).mc_group_field_d- = '00'b4;
     get file (address) list (field e.field f);
     group addr(i).mc group field e = field e;
     group addr(i).mc group field f = field f;
  end; /* do i */
  call disable cpu interrupts;
```

```
rall write bar (xmit ptr value);
  call write io port(high Tyte count reg, '00'b4);
  groups times 6 = 6 * num groups;
  p = addr (groups times 6);
  call write io port(low byte count reg, bit 8 groups);
  copy ie register = transmit dma done;
  call write io port(interrupt enable register,
                    transmit_dma_done);
  call enable cpu interrupts;
  do while (copy ie register = transmit dma done);
  end; /* loop until the interrupt handler
           takes care of the TDD interrupt -
           it sets COPY IE RFG = RBA
  call perform command(load group addresses);
end program group addresses;
end; /* system device handler and packet processor */
```

```
常常等
             ASMROUT. A86 file
extrn hl interrupt handler : far
public write_io_port
public read in port
public write har
public initialize cpu interrupts
public enable cpu interrupts
public disable cpu interrupts
write io port:
    Parameter Passing Specification:
                                    exit
                   entry
                <port address>
                                  (unchanged)
    parameter 1
     parameter 2
                <value to be outputted> <unchanged>
       dseg
       port address rb
       cseg
       push bx! push si! push dx! push ax
       mov si. [bx]
          al. [si]
       mev
       mov port address, al mov si, 2[bx]
          al, [si]
       mov
       mov
          dl, port address
          dh, ØØh
       m o v
       out
          dx, al
       pop ax! pop dx! pop si! pop bx
       ret
```

```
read io port:
     Parameter Passing Specification
                      eatry
                                          exit
   ; parameter 1
                <port address>
                                      <unchanged>
   ; parameter 2
                  <meaningless>
                                    <register value>
        cseg
        push bx! push si! push dx! push ax
             si. [bx]
                  [si]
             al,
        MOV
             port address, al
        mov
             si, 2[bx]
        mov
        mov
             dl. port address
             dh. ØØh
        mov
                d x
        in
             al,
        mov [si]. al
             ax! pop dx! pop si! pop bx!
        gog
        ret
write bar:
   Parameter Passing Specification
    parameter 1 (and only): the address of the data block to be
                         transmitted or received.
        dseg
        e bar port
                          Øb9h
                      eau
        h bar port
                      eau
                          Øbah
                      eau Obbh
        1 bar port
        temp e byte
                      rb
                          1
```

cseg

temp es

; This module computes a 24 bit address from a 32 bit; address — actually it's a combination of the ES register; and the IP passed via a parameter list.

1

rw

push bx! push ax! push cx! push es! push dx! push si

mov dx, 0800h; shared memory segment mov es. dx

```
mov temp es, es
         mov dx, es
         mov si, [bx]
                  [si]
         mov ax.
         mov cl, 12
         shr dx. cl
         mov temp e byte,
                            d 1
         mov dx, temp_es
         mov cl. 4
         shl dx, cl
         add ax, dx
         jnc no_add
add 1:
         inc temp e byte
         out l_bar_port, al
mov al, ah
no add:
         out h bar port, al
         mov al, temp_e_byte
         out e bar port, al
         pop si! pop dx! pop es! pop cx! pop ax! pop bx
         ret
initialize_cpu_interrupts:
   ; Module Interface Specification:
         Caller:
                       Ethertest(PL/I) Procedure
   •
         Parameters: NONE
   initmodule cseg common
              org 114h
              int5 offset rw 1
              int5 segment rw 1
              cseg
              oush bx
              push ax
              mov bx, offset interrupt handler
              mov ax, Ø
              push ds
              mov ds, ax
              mov ds:int5_offset, bx
              mov bx, cs
              mov ds:int5 segment, bx
              pop
                  ds
              pop
                  аx
              qoq
                   рх
              sti
```

```
enable cpu interrupts:
     : Module Interface Specification:
         Caller:
                        Ethertest(PL/I) Procedure
     ; Parameters: NONE
               sti
              ret
disable cpu interrupts:
    ; Module Interface Specification:
                        Ethertest(PL/I) Procedure
          Parameters:
                        none
              cli
              ret
interrupt handler:
               ; IP, CS, and flags are already on stack
               ; save all other registers
               push ax
               push bx
               push cx
               push dx
              push si
               push di
               push bp
              push ds
              push es
               call hl interrupt handler; high level source
                                        ; routine
```

; restore registers

```
pop es
pop ds
pop bp
pop di
pop si
pop dx
pop cx
pop bx
pop ax
sti
iret
```

end

APPENDIX L

NI3010 DIAGNOSTIC CODE

In the event of an Ethernet board failure indication by the NI3010 Driver, the full range of NI3010 operations can be tested with this routine. Any changes to the port addresses of the NI3010 will have to be reflected in the NI3010.DCL file contained in Appendix K. This code will also have to be recompiled and relinked.

This routine is invoked with the CP/M-86 transient command: T3010/Cx, where x is the cluster to be tested. For example, T3010/C1 tests the NI3010 at Cluster 1. This diagnostic routine uses the factory default Ethernet physical address, so the boards should not be swapped between clusters without taking note of its physical address. The NI3010 Driver does not have this restriction. The file ASMROUT.A86 is linked with the module to allow access to hardware port addresses and to allow a low level assembly language interrupt handler to call a PL/I-86 interrupt handler. The LINK86 input option files are also included in this appendix.

t3010/c1=
boardtst[code[ab[439]],data[ab[800],m[0],ad[82]],map[all]],
asmrout

t3010/c2= board tst[code[ab[439]],data[ab[800],m[0],ad[82]],map[all]], asmrout

boardtst: procedure options (main);

/* Date: 14 FEB 1984

Programmer: David J. Brewer

Module Function: This module, and associated submodules, are designed to fully diagnose the NI3010 Multibus to Ethernet Communications Controller. If at any time, during the development of software or hardware by a user/implementor of ECCB software a fault is suspected, this comprehensive diagnostic routine can be executed under CP/M = 86 by invoking the command module (i.e., transient command) 'T3010/Cx', where x represents the cluster location.

24/

DECLARE

```
1
             transmit data block based(trans blk ptr),
                       2 destination address a
13:
                              fixed bin (7).
/*
                    */ 2 destination address b
    assigned
1%
              ---->*/
                              fixed bin (7).
       bν
                    */ 2 destination address c
/*
     XEROX
              ---->※/
/*
                              fixed bin (7).
                       2 destination address d
1%
                 -->*/
                              fixed bin (7).
1*
                   */ 2 destination address e
    assigned
1:
              ---->*/
                              fixed bin (7).
       bv
12%
    INTERLAN
                   */ 2 destination_address_f
                              fixed bin (7),
                       2 type field a
                              fixed bin (7).
                         type field b
                              fixed bin (7).
                       2 data bytes (1500)
                              char (1).
        1 receive data block based (rec blk ptr),
                  2 frame status
                                             bit(8).
                  2 null byte
                                             fixed bin (7),
                  2 frame_length_lsb
                                             fixed bin (7).
                  2 frame length msb
                                             fixed bin
                  2 destination address a
                                                       (7),
                                             fixed bin
                  2 destination address b
                                             fixed bin (7).
                  2 destination address c
                                             fixed bin
                                            fixed bin (7).
                  2 destination address d
                                                       (7).
                  2 destination address e
                                             fixed bin
                  2 destination address f
                                             fixed bin
                                                       (7),
                  2 source_address_a
                                             fixed bin
                  2 source address b
                                             fixed bin (7).
                  2 source_address_c
                                                       (7).
                                             fixed bin
                                             fixed bin (7),
                  2 source address d
                  2 source_address_e
                                             fixed bin
                                                       (7),
                  2 source address f
                                             fixed bin (7),
                  2 type_field_a
                                             fixed bin (7),
                  2 type field b
                                             fixed bin (7).
                  2 data_bytes (1500)
                                             char (1).
                  2 crc msh
                                             fixed bin (7),
                  2 crc upper middle byte
                                             fixed bin (7).
                  2 crc_lower_middle_byte
                                             fixed bin (7),
```

test3010 file, copy ie register fixed bin (7),

2 crc 1sb

fixed bin (7).

```
copy command status register fixed bin (7),
         (i,j,k) fixed bin (15).
         reg value fixed bin (7),
         operation fixed bin (7).
         cluster fixed bin (7).
         border (80) char (1) static initial ((80)'-'),
          (trans blk ptr.rer blk ptr) pointer.
      /* Modules external to this module */
         write io port entry (fixed bin (7), fixed bin (7)),
         read To port entry (fixed bin (7), fixed bin (7)).
         initīalīze_cpu_interrupts entry,
         enable_cpu_interrupts entry,
disable_cpu_interrupts entry,
         write bar entry (pointer);
         /* end module listing */
   %replace
      /* codes specific to the Intel 8259a Programmable
          Interrupt Controller (PIC)
icw1_port_address
/* note that */ icw2_port_address
/* icw2,icw4,*/ icw4_port_address
                                            by 'c@'b4,
                                         by 'c2'b4,
by 'c2'b4,
by 'c2'b4,
                 ocw port address
/* and ocw */
/* use same */
/* port addr */
         /* note: icw ==> initialization
                           control
                            word
                   ocw ==> operational
                            command
                                          * /
                            word
                                    by '13'b4.
         icw1
         /* single PIC configuration, edge
            triggered input
                                    by '40'b4.
         /* most significant bits of vectoring
            byte; for an interrupt 5,
             the effective address will be
             (icw2 + interrupt #) * 4 which
```

```
114 hex
                            by 'Of b4.
       icw4
       /* automatic end of interrupt
          and buffered mode/master */
                            by '9f'b4.
       ocw1
       /* unmask interrupt 5 (bit 5) and
          interrupt 6. mask all others
       /* end 8259a codes */
       cluster1
                                  by 1.
       cluster2
                                  by 2.
       packet received
                                  by 1,
                                  by Ø;
       await packet
  /* include constants specific to the NI3010
    board
  %include 'ni3010.dcl';
/* Main Body */
  cluster = cluster2;
    /st conditional to set up own address for loopbacks st/
  put list ('z'); /* clear screen */
  put skip;
  put edit ((horder (i) do i = 1 to 80)) (a);
  put skip (2) edit ('NI3010 Diagnostic Routine')
                  (col(20),a)
  put skip (2);
  put skip edit ('Command Issued', 'Result') (col(5),a,
  col(50),a);
  put skip (2);
  unspec(trans blk ptr) = '8000'b4;
  unspec(rec blk ptr) = '8600'b4;
```

will be (40 hex + 5) * 4 =

```
/* with a DS register value of 0800h in the link
   command, this will place packets in extended
   memory (therefore DMA operation can take place */
transmit data block.destination address a = 2;
transmit data block.destination address b = 7;
transmit data block.destination address c = 1;
transmit data block.destination address d = 0:
if (cluster = cluster1) then
do:
   transmit data block.destination address e = 3;
   transmit data block.destination address f = -22;
      /* corresponds to 03-EA */
end;
else
do; /* it's cluster 2 */
   transmit data block.destination address e = 4;
   transmit data block.destination address f = 10;
     /* corresponds to Ø4-ØA */
end;
transmit data_block.type_field_a = 0;
transmit data block.type field b = 0;
do i = 1 to 1500;
      transmit data block.data bytes(i) = ' ';
end;
call read io port (command status register.reg value);
call fill data block;
call initialize pic;
call initialize cpu_interrupts;
put skip edit ('Run Onboard Diagnostic') (col(5),a);
call perform command (onboard diagnostic);
put skip edit ('Perform Module Interface Loopback')
              (col(5),a);
call perform loopback (module interface loopback);
do i = 1 to 1500;
  receive data block.data bytes (i) = ' ';
end; /* d\bar{o} i *7
put skip edit ('Perform Internal Loopback') (col(5),a);
call perform loopback (internal loopback);
do i = 1 to 1500;
   receive data block.data bytes (i) = ';
end; /* do i *7
put skip edit ('Perform External Loopback') (col(5),a);
call perform loopback (go online); /* external loopback */
put skip (2);
put edit ((border (i) do i = 1 to 8\emptyset)) (a);
put skip (2);
call perform command(reset);
```

```
/* end main body */
/* procedures
fill data block: procedure;
  DECLARE
     i fixed hin (15) static initial (1),
    end of file bit (1) static init ('0'b);
     /* begin */
     open file (test3010);
     on endfile (test3010)
       hegin;
           end_of_file = '1'b;
     do while ( end of file = \emptyset);
 get file(test3010)edit(transmit_data block.data_bytes(i))
                    (a(1));
     i = i + 1;
     end; /* do while */
      /* fill data block */
end;
   initialize pic: procedure;
  DECLARE
     write io_port entry (fixed bin (7), fixed bin(7));
     call write_io_port (icw1_port_address,icw1);
     call write io port (icw2 port_address,icw2);
     call write_io_port (icw4_port_address.icw4);
     call write io port (ocw port_address,ocw1);
end initialize pic;
\***********************
                   procedure (command);
perform command:
```

```
DECLARE
      command fixed bin (7).
      reg value fixed bir (7).
      srf fixed bin (7).
      write io port entry (fixed bin (7), fixed bin (7)),
      read_io_port entry (fixed bin (7), fixed bin (7)),
command_status_codes entry (fixed bin (7))
                           returns (char(30) varying);
   /* end declarations */
   srf = 0;
   call write io port (command register.command);
   do while (mod(srf.2) = \emptyset);
      call read io port (interrupt status reg. srf);
   end; /* do while */
   call read_io_port (command_status_register, reg_value);
   if (command = reset) then
   do:
      if (command ~= onboard diagnostic) then
              put edit (command status codes(reg value))
                        (col(50).a):
      else
              put edit (diagnostic codes(reg value))
                        (col(50).a);
   end;
                end perform command;
perform loopback: procedure (command);
   DECLARE
      write_io_port entry (fixed bin (7), fixed bin (7)), read_io_port entry (fixed bin (7), fixed bin (7)),
      initialize cpu interrupts entry.
      enable cpu interrupts
                                     entry.
      disable_cpu_interrupts
                                    entry.
      write bar entry (pointer),
      command status codes entry (fixed bin (7))
                           returns (char(30) varying),
      command fixed bin (7).
      status code fixed bin (7).
      ie reg value fixed bin (7),
      srf fixed bin (7);
   /* end declare */
```

```
operation = await packet;
   srf = \emptyset;
   call disable cpu interrupts;
  copy ie register = receive block available;
   call write io port (interrupt enable register.
                      receive block available);
  call enable cou interrupts;
  call write io port (command register.command);
  do while (mod(srf,2) = \emptyset);
     call read io port (interrupt status reg, srf);
          /* do while */
  /* status is available, so read it */
  call read in port (command status register, status code);
  put edit (command status codes(status code)) (col(50),a);
  call transmit packet (transmit data block);
  do while (operation = await packet);
     /* handler will change */
  end;
end perform loopback;
transmit packet: procedure (packet) external;
  DECLARF
     srf fixed bin (7).
     reg value fixed bin (7),
     write io port entry (fixed bin (7), fixed bin (7)).
     read in port entry (fixed bin (7), fixed bin (7)).
     enable_cpu_interrupts
                                  entry.
     disable cpu interrupts
                                  entry.
     write bar entry (pointer),
             1
                 packet,
                     2 destination address a
135
                       fixed bin (?).
1%
             */ 2 destination address b
    assigned
```

```
/*
                         fixed bin (7).
      ЪV
              */ 2 destination address_c
/*
     XEROX
              ---->->-
1%
                            fixed bin (7).
                      2 destination address d
1:
              --->*/
                            fixed \overline{b}in (7).
                 */ 2 destination address e
/*
    assigned
1%
              ---->*/
                             fixed \overline{b} in (7),
       'nν
1%
                 */ 2 destination address f
    INTERLAN
/*
              --->*/
                             fixed bin (7).
                     2 type_field_a
                              fixed bin (7).
                      2 type field b
                              fixed bin (7),
                      2 data bytes (1500) char (1);
     /* begin */
   srf = \emptyset;
  call write io port interrupt enable register.
                     disable ni3010 interrupts);
  call write bar (addr(packet));
  call write in port(high byte count reg, 5); /* 1508 */
                                               /* bytes*/
  call write io port(low byte_count_reg, -28);
  copy ie register = transmit dma done;
  call enable cpu interrupts;
   call write io port(interrupt enable register,
                     transmit ima done);
  do while (copy ie register = transmit dma done);
  end; /* loop until the interrupt handler
             takes care of the TDD interrupt -
            it sets IE RFG to 4 */
  call write io port (command register, load and send);
  do while (mod(srf.2) = \emptyset);
     call read io port (interrupt status reg. srf);
   end: /* do while */
   call read in port (command status register, reg value);
end transmit packet;
HL interrupt handler: procedure external;
/* This routine is called from the low level
   8086 assembly language interrupt routine */
  DECLARE
```

```
write io port entry (fixed him (7), fixed him (7)).
      read ic port entry (fixed bin (7), fixed bin (7)),
      enable cpu interrupts
                                    entry.
      disable cpu interrupts
                                   entry.
      write bar entry (pointer).
      match bit (1) static init ('1'b);
      /* begin
   call disable cpu interrupts;
   call write io port(interrupt enable register,
                      disable ni3010 interrupts);
   if (copy ie register = receive block available)
   then do:
      call write bar (addr(receive data block));
      call write io port(high tyte count reg, 5);
     /* 1522 bytes */ call write io port(low byte count reg, -14);
                         /* initiate receive DMA */
      call write io port(interrupt enable register.
                         receive dma done);
      copy ie register = receive dma done;
         /* do */
  end;
  else
      if (copy ie register = receive dma done)
      then do:
         do i = 1 to 1500;
              if (transmit_data_block.data_bytes(i)
                  receive data block.data bytes (i))
              then
                    match = \emptyset;
          end; /* iterative do */
          if (match = \emptyset) then
          do:
              put skip(2) edit ('*** warning ***')
                                (col(30),a);
              put skip edit ('*** Packet Error ****')
                            (col(25),a);
         end; /* ift */
         operation = packet received;
      end;
      else
         if (copy ie register = transmit dma dore)
         then do:
              call write io port interrupt enable register,
                                  receive block available);
              copy ie_register = receive block available;
         end; /* if then do */
end HL_interrupt handler;
```

```
command status codes: procedure 'command status)
                     external returns (char (30) varying);
  DECLARE
     command status fixed bin (7);
  if command_status = Ø then
    return ('SUCCESS');
  PISP
  if command_status = 1 then
        return ('SUCCESS WITH RETRIES');
  PISP
  if command_status = 2 then
    return ('ILLEGAL COMMAND');
  else
  if command status = 3 then
        return ('INAPPROPRIATE COMMAND');
  if command status = 4 then
        return ('FAILURE');
   if command_status = 5 then
        return ('BUFFER SIZE EXCEEDED');
   if command status = 6 then
        return ('FRAME TOO SMALL');
   if command status = 8 then
        return ('EXCESSIVE COLLISIONS');
  else
   if command status = 10 then
        return ('BUFFER ALIGNMENT ERROR');
end command status codes;
diagnostic codes: procedure (diag status)
                 external returns (char(30) varying);
  DECLARE
     diag status fixed bin (7);
   if diag status = \emptyset then
     return ('SUCCESS');
   else
```

```
if diag status = 1 then
     return ('NM10 MICROPROCESSOR MEMORY ERROR');
  else
  if diag status = 2 then
    return ('NM10 DMA FRROR');
  else
  if diag status = 3 then
    return ('TRANSMITTER ERROR');
  else
  if diag status = 4 then
     return ('RECEIVER ERROR');
  else
  if diag_status = 5 then
     return ('LOOPBACK FAILURE');
end diagnostic codes;
end; /* procedure boardtest */
```

LIST OF REFERENCES

- 1. Wasson, W.J., <u>Detailed Design of the Kernel of a Real-Time Multiprocessor Operating System.</u>
 M.S. Thesis, Naval Postgraduate School, Monterey, California, June 1980.
- 2. Reed, D.P. and Kanodia, R.J., "Synchronization with Eventcounts and Sequencers," <u>Communication of the ACM</u>, Volume 22, p. 115-123, February 1979.
- 3. Rapantzikos, D.K., <u>Petailed Design of the Kernel of a Real-Time Multiprocessor Operating System</u>, M.S. Thesis, Naval Postgraduate School, Monterey, California, March 1981.
- 4. Cox. E. R., A Real-Time, Distributed Operating
 System for a Multiple Computer System, M.S. Thesis,
 Naval Postgraduate School, Monterey, California,
 December 1981.
- 5. Klinefelter, S.G., <u>Implementation of a Real-Time</u>, <u>Distributed Operating System for a Multiple Computer System</u>, M.S. Thesis, Naval Postgraduate School, Monterey, California, June 1982.
- 6. Rowe, W. R., Adaptation of MCORTEX to the AEGIS Simulation Environment, M.S. Thesis, Naval Postgraduate School, Monterey, California, June 1984.
- 7. Dijkstra, E. W., "Cooperating Sequential Processes,"
 Programming Languages, F. Genuys. Ed. Academic Press,
 New York, 1968.
- 8. Hoare, C.A.R., "Monitors: An Operating System Structuring Concept," <u>Communications of the ACM</u>, October 1974.
- 9. Xerox Corporation, The <u>Ethernet A Local Area Network: Data Link Layer and Physical Layer Specifications</u>, Version 1.0, September 1980.
- 10. Swan, R. J., and others, $\underline{CM*} = \underline{A} \quad \underline{Modular} \quad \underline{Multi-Microprocessor}$, $\underline{Proceedings} \quad \underline{of} \quad \underline{the} \quad \underline{National} \quad \underline{Computer}$ $\underline{Conference}$, 1977.
- 11. Green Paul E., <u>Computer Network Architectures and Protocols</u>, Plenum Press, New York, May 1983.

- 12. InterLAN Corporation, NI3010 MULTIBUS Ethernet Compunications Controller User Manual, 1982.
- 13. Digital Research, CP/M-86 Programmer's Guide, 1981.
- 14. Digital Research, CP/M-86 System Guide, 1981.
- 15. Perry, M. L., Logic Design of a Shared Disk System in a Multi-Micro-Computer Environment, M.S. Thesis, Naval Postgraduate School, Monterey, California, June 1983.
- 16. INTEL Corporation, PL/M-86 Programming Manual for 8080/8085 Based Development Systems, 1980.
- 17. Digital Research, PL/I Language Reference Manual, 1982.
- 18. Digital Research, <u>Programmer's Utilities Guide for the CP/M-86 Family of Operating Systems</u>, 1982.
- 19. INTEL Corporation, ISIS-II User's Guide, 1978.
- 20. INTEL Corporation, MCS-86 Assembler Operating Instructions for ISIS-II Users, 1978.
- 21. INTEL Corporation, MCS-86 Macro Assembly Language Reference Manual, 1979.

INITIAL DISTRIBUTION LIST

		No. 0	f copies
1.	Pefense Technical Information Center Cameron Station Alexandria, Virginia 22341		2
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93943	:	2
3.	Department Chairman, Code 52 Department of Computer Science Naval Postgraduate School Monterey, California 93943		1
4.	Dr. M. L. Cotton, Code 62Cc Department of Electrical Engineering Naval Postgraduate School Monterey, California 93943		1
5.	Dr. Uno R. Kodres, Code 52Kr Department of Computer Science Naval Postgraduate School Monterey, California 93943	;	3
6.	LT David J. Brewer 7659 Cherrywood Dr. Charleston Heights, South Carolina 29405		1
7.	Daniel Green, Code 20F Naval Surface Weapons Center Dahlgren, Virginia 22449		1
8.	CAPT J. Donegan, USN PMS 400B5 Naval Sea Systems Command Washington, D.C. 20362	:	L

9.	PCA AEGIS Data Repository RCA Corperation Government Systems Division Mail Stop 127-327 Moorestown, New Jersey 08057	1
10.	Library (Code E33-05) Naval Surface Warfare Center Dahlgren, Virginia 22449	1
11.	Dr. M. J. Gralia Applied Physics Laboratory Johns Hopkins Road Laurel, Maryland 20707	1
12.	Dana Small Code 8242, NOSC San Diego, California 92152	1
13.	Loris O. Brewer Route 2. Box 152 Fair Play, Missouri 65649	1
14.	Jon Wilson Case Rixon Communications 2120 Industrial Parkway Silver Spring, Maryland 20904	1
15.	Lubna Ejaz Systems Analyst Suburban Bank 6495 New Hampshire Avenue Hyattsville, Maryland 20783	1
16.	Kevin Acovero Case Rixon Communications 2120 Industrial Parkway Silver Spring, Maryland 20904	1
17.	C.H. Hudson Foute 4. Box 224 Stockton, Missouri 65785	1
18.	Philip D. Sevold 8413 Lomack Court Las Vegas, Nevada 89128	1
19.	Karen Badner 11524 Colt Terrace Silver Spring, Maryland 20902	1

20.	Warren Chin-Lee	1
	Sr. Systems Analyst	
	Suburhan Bank	
	6495 New Hampshire Avenue	
	Hyattsville, Maryland 20783	
21	Jorge Herrera	1
21.	Systems Programmer	-
	Suburban Bank	
	6495 New Hampshire Avenue	
	Hyattsville, Maryland 20783	
22.	Richard Zierdt	1
	4707 Coachway Drive	
	Rockville, Marvland 20052	

13537 5









211147 7

Thesis

B80483 Brewer

A real-time executive ive c.l

for multiple-computer clusters.

31525 5 15 OCT 86

Thesis

B80483 Brewer

c.1

A real-time executive for multiple-computer clusters.

thesB80483
A real-time executive for multiple-compu

3 2768 002 08078 0

DUDLEY KNOX LIBRARY